Digitally tunable low noise amplifier by Benmansour, Mohamed
Rochester Institute of Technology
RIT Scholar Works
Theses Thesis/Dissertation Collections
2004
Digitally tunable low noise amplifier
Mohamed Benmansour
Follow this and additional works at: http://scholarworks.rit.edu/theses
This Thesis is brought to you for free and open access by the Thesis/Dissertation Collections at RIT Scholar Works. It has been accepted for inclusion
in Theses by an authorized administrator of RIT Scholar Works. For more information, please contact ritscholarworks@rit.edu.
Recommended Citation
Benmansour, Mohamed, "Digitally tunable low noise amplifier" (2004). Thesis. Rochester Institute of Technology. Accessed from
ApPROVED By: 
DIGITALLY TUNABLE Low NOISE AMPLIFIER 
by 
MOHAMED BENMANSOUR 
A THESIS SUBMITIED 
IN 
PARTIAL FULFILLMENT 
OF THE 
REQUIREMENTS FOR THE DEGREE OF 
MASTER OF SCIENCE 
IN 
ELECTRICAL ENGINEERING 
PROFESSOR P. R. Mukund 
(THESIS ADVISOR) 
PROFESSOR Ja mes E. Moon 
(THESIS COMMITIEE MEMBER) 
PROFESSOR Syed Saifullslam 
(THESIS COMMITIEE MEMBER) 
PROFESSOR Name Illegible 
(DEPARTMENT HEAD) 
DEPARTMENT OF ELECTRICAL ENGINEERING 
KATE GLEASON COLLEGE OF ENGINEERING 
ROCHESTER INSTITUTE OF TECHNOLOGY 
ROCHESTER, NEW YORK 
DECEMBER 2004 
Thesis/ Dissertation Author Permission Statement 
Title of Thesis: Digitally Tunable Low Noise Amplifier 
Name of Author: Mohamed Benmansour 
Degree: Master of Science 
Major: Electrical Engineering 
College: Kate Gleason College of Engineering 
As per current Rochester Institute of Technology guidelines for completion of my 
degree, I understand that I need to submit a copy of my Master's thesis to the RIT 
Archives. I hereby permit Rochester Institute of Technology and its agents to archive and 
make use of my thesis in whatever forms necessary. I retain the ownership rights to the 
copyright of the thesis and also retain the rights to use all or part of my thesis in my 
future works. 
M. B. Mohamed Benmansour 
__ JL~_L __ l~_!_~~ ___ _ 
Signature of Author Date 
Acknowledgment
ftM\&l\st;n
-__-5
To my parents
.
jl .jU',,,1 "_ \_g_]\_j OjjS Lag-a CjLakJl j ] t ^Ifc f-.<^J->->; t_lj_C-j <__jj_=>Vl ^A ^}1 ] (J&\ ^1
<S) fi< JJ 1*1-^ jlj t^^J * > mi .ft j j;}-a J^ Ijjl-a agJkaJa- j a^iiaC. (jl _ aSA (_JJ._9_ j ^jJ-w JC- J^-J
(Jjjs. a_J_L_ol j ^__aL_Jl ^Ll^ (^ <J (_$-UAl J fj-J j-^ hj > n jLu_U a_LaIj__Jj
To Dr. Mukund
Thank you for supporting me since the beginning. Words cannot express how much I am
grateful to you. You are truly a brilliant man and it has been an honor and privilege
working with you. I have gained an enormous wisdom through our discussions. My
family and I are eternally indebted to you.
To my committee members, Dr. Moon and Dr. Islam
Thank you both for taking the time from your busy schedule to review my work.
Dr. Moon, I have learned a lot from the courses you taught me and I truly think that you
are one of the best professors I have ever had.
Dr. Islam, thank you for your valuable feedback.
To Clyde Washburn
Thank you for your technical help and support. It has been a privilege working with you.
I learned a lot from our discussions and I am very grateful to you.
To my bother Sidi Abdellah and his family
AMon Frere Sidi Abdellah et sa petite famille
Ces quelques lignes ne sauraient suffire pour exprimer mon profond amour et ma
reconnaissance pour toi.
Sidi Abdellah, tu symbolises pour moi le soutien permanent.
Je te souhaite beaucoup de succes dans ta vie professionnelle et familiale.
To my sister Lala Hanane and her family
A Ma soeur Lala Hanane et sa petite famille
Quels que soient les mots, je ne pourrai t'exprimermon grand amour et mon affection.
Hanane, je serai toujours recormaissant pour ton aide et ton soutien des mon tres jeune
age.
Mes souhaits de bonheur et de reussite dans ta vie familiale et professionnelle.
To my uncle Ahmed and my Aunt Maria
AMon oncle Ahmed et ma tanteMaria
Que ce modeste travail soit le temoignage de mon affection et de mon amour.
Je vous souhaite beaucoup de bonheur et de bonne sante.
To my grand-parents
A mes grands-parents
Vous restez pour moi le symbole de bonte et d'affection.
Que ce travail vous traduise mon estime et mon respect.
To my uncle Ali and his family
A mon oncle Ali et sa famille
Je vous souhaite beaucoup de reussite et de bonne sante.
To Hamouda and Aicha
-J'fl
*W
j ;L-_al_Jl oU_, ^k (jj-jjll _SsJ (_5-l<a-l . Jjij-_all (^-x -li*J '*"*> ,)"> >*"< <^- IjS-Ju t Jja=w
jjiaJJ La (J_L (JJ*^** jj* (Ji-k J-a*JI (Jl^la 4_5_-i ^-^ J '^* Shr. ^C t_^j_L_utt ^j__ilc.
To Asli
Thank you for your help and support. I am really lucky to have met you.
To Otman
Thank you for being my friend since the elementary school. I wish you a lot of success in
your professional life.
To my co-workers Priya, Anand and Tejasvi
Thank you for your help and I wish you a lot success in your careers.
4
Abstract
Low noise amplifiers are classified into two categories: Wideband low noise
amplifiers and Narrowband low noise amplifiers. Wideband LNAs are known for
achieving a poor noise performance. On the other hand, the noise performance of the
narrowband amplifiers is good but only over a small frequency range. This constraint
made their use restricted to certain applications, such as cellular phone applications
(superheterodyne architecture), where a single operational frequency is needed. This
thesis introduces a new low noise amplifier topology that provides a high selectivity and
a low noise figure over a wide frequency range. The digitally tunable low noise amplifier
can be implemented in narrowband applications as well as broadband applications. This
thesis discusses in detail the design of the DTLNA. A detailed noise analysis is also
discussed in this work. The noise analysis includes the effect of induced gate noise in
CMOS, which is rarely cited but nonetheless of fundamental importance in establishing
the limits of achievable noise performance. In addition, this thesis demonstrates the
performance results of the digitally tunable low noise amplifier. These results prove that
the overall performance of the DTLNA surpasses the performance ofboth wideband and
narrowband amplifiers.
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Chapter 1-' Introduction
The first stage of the receiver is typically a low noise amplifier (LNA), whose main
function is to provide enough gain to overcome noise of subsequent stages [1]. Aside
from providing this gain, it should provide sufficient linearity, stable input impedance
while maintaining low power consumption. The design of an LNA represents a
considerable challenge because these requirements are equally important and to achieve
them simultaneously may be a difficult task [1].
There are two types of low noise amplifiers: Wideband LNA and Narrowband LNA.
The matching networks in these two types ofLNA differ in their frequency response, one
having a wideband response and the other one having a narrowband response (tuned
response). Tuned low noise amplifiers are known for achieving the best noise
performance. However, the main disadvantage is that these low noise amplifiers provide
a good performance only over a small frequency range. This constraint made their use
restricted to certain applications, such as cellular phone applications (superheterodyne
architecture), where a single operational frequency is needed. On the other hand, many
other applications require a wide spectrum. As an illustration, RF military radios capable
of frequency hopping require a broad bandwidth. These RF radios suffer from a poor
noise performance becausewideband low noise amplifiers are used [15].
The digitally tunable low noise amplifier is a solution for achieving a good overall
performance over a wide range of frequencies. The digitally tunable low noise amplifier
13
can be used in narrowband applications as well as broadband applications. Its overall
performance in terms of noise, matching, stability, and linearity surpasses the
performance of any resistive wideband amplifier. It also has major advantage over the
single tuned LNA (widely used in wireless communication systems). The DTLNA is
operational at different frequencies. In addition, these operating frequencies are digitally
controllable. This feature could be a solution to several challenges related to packaging
and other RF design problems. For example, the performance of any designed circuit is
dependant to a certain degree on the performance of the package, especially at high radio
frequencies. In fact, RF packages must be modeled carefully in order to take into account
how much loss they introduce to the system. In case modeling the RF package was not
done properly or the package material has some high tolerance percentage, this will
impact the overall performance of the low noise amplifier by perhaps altering the input
impedance, which will result in degrading the noise performance as well as lowering the
maximum power delivered to the load [1]. Thus, implementing the digitally tunable low
noise amplifier is a solution to all these issues because the input impedance is controlled
by a digital word. If the measured performance of the RF system is different from what it
was expected, the digital matching mechanism of the digitally tuned low noise amplifier
can control the input impedance until the expected performance is reached. It is also
important to mention that the DTLNA can be widely used in testing applications. In fact,
all test equipment such as spectrum analyzers and network analyzer require the usage of a
wide spectrum and they all implement wideband amplifiers despite their high noise
performance. The performance of the digitally tunable low noise amplifier overtakes the
performance ofboth narrowband amplifiers and wideband amplifiers.
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The architecture of the digitally tuned low noise amplifier has never been reported in
literature before. The circuit topology of the digitally tuned low noise amplifier is shown
in Figure 1 . Aside from achieving high selectivity and good noise performance over a
wide frequency range, this differential design topology is robust because it has the ability
to reject common mode disturbances. This consideration is particularly important in
mixed signal applications, where both the supply and substrate voltages may be noisy[l].
The work presented in this thesis is focusing on the DTLNA design and its overall
performance. To provide some background, Chapter II talks about the design of different
wideband low-noise amplifier topologies that are widely used in the industry. This
chapter also includes a discussion that summarizes and compares the performance of
these wideband low-noise amplifiers to the performance of the DTLNA. Chapter III
introduces the concept behind the digitally tuned low noise amplifier design. In Chapter
IV, a detailed noise analysis is presented. The effect of induced gate noise in CMOS,
which is rarely cited but nonetheless of fundamental importance in establishing the limits
of achievable noise performance, is also reported in this chapter. A step by step design
procedure is discussed in Chapter V. This chapter talks about the design of every single
component shown in Figure 1 . Finally, Chapter VI is composed of two main sections.
The first section shows all the results that demonstrate the performance of the digitally
tuned low noise amplifier. The second section discusses the layout of the DTLNA.
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Chapter ^-"Broadband Low Noise Amplifier
2.1 Introduction
2.2 Shunt-peaked amplifier
2.3 Common gate amplifier with inductive load
2.4 Shunt-series amplifier
2.5 Discussion
2.1 Introduction
The design of amplifiers at high frequency involves more detailed consideration than that
at lower frequencies. One simply has to work harder to obtain the requisite performance
when approaching the inherent limitation of the devices themselves [1].
In the design of low-noise amplifiers, there are several common goals. These include
minimizing the noise figure of the amplifier, providing gain with sufficient linearity -
typicallymeasured in terms of the third-order intercept IP3 - and providing a stable
50 Q input matching impedance to terminate an unknown length of transmission line
which delivers signal from the antenna to the amplifier. A good input match is even more
critical when a preselect filter precedes the LNA because such filters are often sensitive
to the quality of their terminating impedances. The additional constraint of low power
consumption which is imposed in portable systems further complicates the design
process [2].
In this section, different broadband low noise amplifiers topologies are examined. The
analysis includes noise figure, gain, bandwidth, and matching. A discussion about the
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multiple trade-offs involved in the design of an efficient broadband low-noise amplifier is
also included. Simulations results will support the conclusions drawn from this analysis.
Finally, a briefdiscussion about published broadband low noise-amplifiers is presented.
2.2 Shunt-Peaked Amplifier
The shunt peak amplifier topology is shown below:
VDD
Vin ._
R
c
x
-> Vout
Figure 2. Shunt-Peaked Amplifier
This amplifier is a standard common source amplifier with an additional inductor in the
load in order to improve the bandwidth. The effect of the load inductor on the bandwidth
is easy to understand. The gain of a common source amplifier is gmRL- When a capacitive
load is added, the gain starts rolling off as the frequencies increases. The addition of the
inductive load delays the roll-offof the gain to some extent, which improves bandwidth.
A simple derivation can verify this assumption. Assuming that the transistor is ideal, then
the only elements that control the bandwidth are R, L, and C. The capacitance may be
18
taken to represent all the loading on the output stage, including that in the subsequent
stage. Given these assumptions, Figure 2 can be represented as shown in Figure 3.
R
->
Vou
-i- C
Figure 3. Simplified circuit of the shunt peaked amplifier
The output voltage of this circuit is:
V =| Z(s) \I.
out
' y r
I)
(Eqn. 1)
The current source, /,, is dependant upon the transconductance of the transistor and the
gate to source voltage. In this case, the gate to source voltage, Vgs, is equal to the bias
voltage because this circuit doesn't include any kind of source degeneration.
Thus,
V =\Z(s]g V.
out m in
The transfer function is then,
(Eqn. 2)
H z(s) & (Eqn. 3)
If the inductive load is ignored, the impedance, Z(s), is equal to:
R_ J_
1 ^C CZ(s)=Rll
*c R+l_ ,+_L
sC RC
(Eqn. 4)
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Equation 4 shows that the pole is at s = .
RC
Now, if this circuit is analyzed with the source inductive load, the transfer function
equation is the same except that the impedance, Z(s), is now equal to:
Z(s) = (R +sL)// (Eqn. 5)
sC
L R_ s_ R
7/v_ C sC _ sL + R c Tc /T} ,,Z(s)= = = (Eqn. 6)
p__ r_.
l sRC + s2LC + l i ^ # 1
4 '
R + sL + s + s +
sC L LC
\ (1 - w LC) + (wRC)
In contrast with the simple RC case, there is a term in the numerator which increases with
increasing frequency. Furthermore, the (\-w2LC) term contributes to an increase in \Z\
for frequencies below the resonant frequency.
The amplifier shown in Figure 2 was simulated in order to determine its performance.
The selected transistor is an RF transistor and its size was chosen such that it provides the
minimum channel gate noise at the frequencies of interest. It is important to mention that
the same transistor is used to design all the circuits that would be shown in this chapter in
order to have a fair comparison. The Bode plot simulation result is shown below:
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Gain (dB)
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. [7MJ111 USUI)
Figure 4. Bode Plot of the shunt peaked amplifier
Adding the inductor in series resulted in an increase of the bandwidth by 66%. Hence, the
addition of the inductive load improves the performance of the system significantly. One
question thatmay arise is why designers are always concerned about bandwidth since we
can increase it by simply adding an inductor to the load. The answer to this question is
that a very large inductive load will result in a peak in the frequency response, which is
highly undesirable in broadband design. An illustration of this effect is shown in Figure
Gain (dB)
SCO-PLOT
AC R-iponaa
ZZJ *B3B(VFt"/<*16"VWITynt11-
Freq. (Hz)
IK tBK 1BBK 1U
Figure 5. Undesired peak in the frequency response
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The load inductor in Figure 5 is 15 nH. This high inductive load caused the peak in the
frequency response, which is an undesired effect.
Figure 6 shows how much the peak in the frequency response increases as the value of
the load inductor increases.
Gain (dB) BCQEPLOT
AC RBsponBe
j .: Ld-"9ri":d32B(yF{-,/nBtt6")A'FC>Ai<rt1l"-: U->'7n'1;!iB2SCjF['Vt'1IC")?VFf-VnBin"
X\XJ MO
1M IBM
il ( Hr )
Freq. (Hz)
Figure 6. Peak variations in the frequency response as the load inductor varies
It is clear from Figure 6 that increasing the load inductor beyond a certain value (5 nH in
this case) leads to the undesirable effect of creating a peak in the frequency response.
Therefore, designing a circuit with a high inductive load could not always be the solution
for achieving very high bandwidth. In addition to high bandwidth, this amplifier should
provide a good matching and a low noise figure. One way to obtain good matching over
the whole band is to connect a resistor in shunt at the input. Figure 7 shows the input
matched shunt-peaked amplifier. Although this technique provides a good matching
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(matching is measured in terms of the input return loss, Sll) over the band of interest, the
noise figure degrades significantly. Figure 8 shows a plot of the input return loss when
the resistor is added.
VDD
Vin
Rs
A
-
Rm
1
R
Vout
?
Figure7. Input Matched Shunt- Peaked Amplifier
Sn(dB)
n|?;jl ^r:::;fn Coefficient
5-Pammeler Response
3.BC
freq ( H* )
Figure 8. Input return Loss S 1 1
_,
Freq. (Hz)
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The input return loss, Su, is less than -12 dB between 800 MHz and 3 GHz. This design
provides a good matching but not a perfect matching. This approach was first used in its
differential form by Chang. [5]. Unfortunately, the resistor Rm adds thermal noise of its
own, and attenuates the signal by a factor of 2 ahead of the transistor at point A.
Before deriving a noise expression for this circuit, it is important mention that the
expression of the transistor current channel noise is:
i2
= AkTogdo (Eqn. 8)
where 8 is parameter that is process dependent (around 2-3 for short channel MOS)
and gdo is the drain to source conductance at zero Vds-
Another useful expression to keep in mind is that the noise source can be transformed from
drain source current to a gate series voltage for an arbitrary Zs.
V2=I2nlg2 (Eqn. 9)
VDD
vr Equivalent
I2,,
Zs
r
V
VDD
^CH
j2
1 n.out
Zs
X
Figure 9. Transformation ofdrain source current to a gate series voltage
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Considering thermal noise only, the noise factor of this circuit is then :
i i 4kTRSg
4kTR(-)(Gain)2
+
4kTR(~)(Gain)2
+ - -^-
(Gain)2
p v2 2 0? )
NF = _Tout_ = ^ (Eqn. !Q)
PSout 4kTR(-)(Gain)2
Thus,
2S(gdo)NF = 2 + ^^ (Eqn. 11)
(gJ2R
where g is the drain to source conductance when Vds is zero, gdo (see Figure 9 indo
Chapter IV), R is equal to the source resistance and the shunt resistance , and gm is the
transconductance of the device at bias conditions.
Equation 1 1 can be rewritten as:
NF = 2 +??^ = 2 + (Eqn. 12)
(gJR a smR
m
where a is defined as:
Sdo
Again, Equation 12 applies only at low-frequency limit and ignores the gate current noise
altogether. Naturally, the noise figure is worse at high frequencies and when gate noise is
taken into account.
As mentioned earlier, this approach was first used by Chang [5]. They reported a noise
figure of 6 dB without taking into account the noise introduced by the matching resistor.
P
1 The definition NF = -^ is found in [1].
P
Sout
2 Because Rm is used to match R,, this notation is used Rm
= Rs = R.
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Hence, the overall noise figure is much greater than 6 dB. Therefore, it can be concluded
that the shunt peak amplifier introduces unacceptably high noise figure, which makes it
unattractive to use. Comparing the digitally tuned low noise amplifier to the shunt peak
amplifier, it is clear that the performance of the digitally tuned low-noise amplifier
overtakes the performance of the shunt peak amplifier.
2.3 Common gate amplifier with inductive load
The schematic of the common gate amplifier with an inductive load is shown below:
VDD
Rs iRL
Vin ^
Mr
-jjj
L
Vout
I
Figure 1 0. Common gate shunt peak amplifier
This topology provides the same performance as the common source shunt peak amplifier
as far as bandwidth is concerned. However, the noise figure performance is slightly better
as is demonstrated in this section. The inductive load does improve the bandwidth again
but an overshoot peak appears in the frequency response when the load inductor is very
large. Simulation results showing the peak are illustrated in the previous section.
The main advantage this circuit has over the shunt-peaked amplifier is the improvement
of noise figure. In the case of the shunt-peaked amplifier circuit, the shunt resistor used
for matching adds thermal noise of its own and attenuates the signal by a factor of 2
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ahead of the transistor. The combination of these two effects led to a high noise figure. In
the case of the common gate amplifier, the matching resistor is removed because good
matching is achieved by biasing the transistor properly since the impedance looking into
the device is 1/gm. To derive an expression for the noise figure, recall equation 10.
F = Tout m
p
Sout
The total output noise in this circuit is equal to the noise generated from the source
resistor in addition to the channel current noise.
v2n,out=4kTR(A2) (Eqn. 13)
where A is the gain.
Similarly, knowing that the channel current noise is :
l\=4kTdgdo (Eqn. 14)
where gdo is the zero bias drain conductance, and S is the coefficient of the channel
thermal noise (around 2-3 for short channel devices)
then,
AkTSg
v2nn= Y2- (Eqn. 15)
Thus:
V nnout
*kT8gdo t a2
gm2
(A2) (Eqn. 16)
The noise factor is then,
27
NF =
, MTSg
4kTR(A2) + y^{A2)
gm
= 1 +
#<%
gm
f =
l+*
[1] (Eqn. 17)
4kTR(A2)
where a =
Sdo
Comparing Equation 17 to Equation 12, we conclude that the common gate amplifier has
a better noise performance. However, the frequency response of two circuits is similar.
Another widely used topology in the design of broadband low noise amplifiers is the
shunt resistive feedback amplifier.
2.4 Shunt-Series Amplifier
In contrast with open-loop architectures that were previously analyzed, an alternative
approach to the design of broadband amplifiers is to use negative feedback. One widely
used design topology is the shunt-series amplifier.
Vout
Rf
Vin
Rs
Rl
:Ri
Figure 1 1 . Shunt-Series Amplifier
Themajor utility of the shunt series amplifier derives from the relative constancy of input
and output impedances over a broad frequency range, as well as from its ease of design.
In addition, the dual feedback loops confer the usual benefits normally associated with
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negative feedback such as a reduced dependency on device parameters, improved
linearity, and broader bandwidth. The feedback resistor reduces the input and output
impedance, which helps to increase the bandwidth still further by reducing the open-
circuit time-constant. In addition, the input impedance can easily be matched by simply
controlling the gain of the circuit and the feedback resistor. Analyzing the input
impedance of this circuit is straightforward. Since the feedback resistor is connected
between the gate and the drain, the input impedance is subject to Miller effect. Thus, the
input impedance is:
Rin=^~ (Eqn. 18)
\ + A
The effective transconductance of the circuit due to the source degeneration resistor is :
g> =T^7T <Ein- 19)* *w 1
The output voltage of this circuit is then:
R,
v =-g (R_//R.)v. +v. (- ^) (Eqn. 20)out m v F LJ in /? + /? VM '
eff F L
Thus, the gain is:
A=-*m {RF,IRL^1rtr) (Eqn-21)
RL
'ff "F L
Despite all the advantages presented here, this circuit suffers from a few problems. The
resistive feedback generates thermal noise on its own, which increases the overall noise
figure. Nonetheless, the broadband capability of this circuit is frequently enough of a
compensating advantage that the shunt-series amplifier is found in many LNA
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applications, even though its noise figure is not the minimum possible[l]. This circuit
was used in an instrument (the 8970, made by Hewlett-Packard) to measure noise figures.
The noise factor (due to thermal noise only) derivation of this circuit is similar to the
previous circuits.
4*77%
4kTRs
(A)2
+ f- (gm (RF IIRL))2+ 4kT(RF II RL )
(gm) 'ff
NF = * (Eqn. 22)
4kTRs(A)2
Assuming that the gain is large and the feedback resistor is much larger than the load
resistor (Rf Rl> Equation 22 reduces to:
Sg, ( - R,)2+R,do\\ + g R,) L L
NF = \ + m ' (Eqn. 23)
x (1 + g
R,)2
NF = l +-^+
m' (Eqn. 24)
It is clear from Equation 24 that despite using resistors for matching purposes, this
topology's noise figure is better than the shunt peaked-amplifier.
2.5 Discussion
The digitally tunable low-noise amplifier introduces a new concept of operating at high
frequencies while providing a much better performance. To demonstrate the advantages
the digitally tunable low noise amplifier offers, one should first investigate the
performance of published broadband low-noise amplifiers. Table 1 summarizes the
specifications ofbroadband LNA in different technologies.
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Table 1. Summary ofpublished low-noise amplifier results
Author [Ref.] NF(dB) Gain(dB)
IP3/-
1(dBm) Power(mW)
Operating
Freq.
Architecture Technology
Chang et al.
[5]
6 14 na/na 7 0.75 GHz
R-Term
(Circuit I)*
CMOS
Karanicolas
etal. [10]
7.5 11.0 na/na 36 0.9 GHz
Shunt-Ser
(Circuit III)***
CMOS
Rofougaran
etal. [11]
3.5 22 na/na 27 0.9 GHz
1/gm -Term
(Circuit II)**
CMOS
Benton et al.
[12]
2.7 28 na/8.5 208 1.6 GHz
Shunt-Ser
(Circuit III)***
GaAs FET
Sheng et al.
[13]
5.7 7.8 23.9/11 115 1GHz
Shunt-Ser
(Circuit III)***
GaAs HBT
Kobayashi et
al. [14]
2.9 17.5 na/na 480 1GHz
1/gm - Term &
Shunt-Ser
GaAs HBT
* Circuit I : shunt - resistive , ** Circuit II: Common gate amplifier, *** Circuit III: shunt-series amplifier
This table has representative results from various process technologies and architectures.
In the design of low noise amplifiers at high frequency, there are several common goals.
First, the design must provide an input impedance that is stable or well-matched to the
source impedance. The resistive broadband circuits presented in this section will never
achieve a perfect impedance match because the input impedance of the transistor is
capacitive. Besides, the resistors that are used to provide matching introduce thermal
noise of their own, which degrades the overall noise figure performance. In addition,
these resistors increase power dissipation. A solution to all these problems is the source
degenerated low noise amplifier architecture. It is also called narrowband low noise
amplifier. This architecture creates a real term at the input impedance. Tuning of the
amplifier input becomes necessary. Themain disadvantage of this approach is that it only
operates at a single tuned frequency, which makes its usage reserved to specific
applications. The digitally tunable LNA provides a broad bandwidth along with
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maintaining all the advantages of the narrowband LNA. The digitally tunable low noise
amplifier is suitable to be used in applications where broadband LNAs are used as well as
narrowband LNAs.
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Chapter 3:DTLNA Concept
3.1 Introduction
3.2 Background-Narrow Band LNA
3.3 Impedance Matching in DTLNA
3.3.1 InputMatching
3.3.2 Output Matching
3.4 Linearity
3.1 Introduction
The main advantage of the digitally tunable low noise amplifier is that it can operate at
different operating frequencies while maintaining a high selectivity and low noise figure.
In addition, these operating frequencies are digitally controllable. The concept behind
achieving such performance is introduced in this chapter. It includes three main sections.
The next section briefly describes matching in the single ended low noise amplifier. The
third section discusses how matching is achieved in the digitally tunable low noise
amplifier (DTLNA) topology. It is important to mention that the whole second section is
devoted to discuss the impedance matching in the single ended low noise amplifier in
order to emphasize the difference between the matching network in the DTLNA and the
single ended LNA. Finally, the fourth section talks about the linearity of the circuit.
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3.2 Background-Narrow Band LNA
The single-ended low amplifier topology is shown in Figure 12. This architecture is
capable of achieving the best noise performance [1]. The dominant noise source is simply
the transistors. No resistors are used in the design to match the impedance of the
subsequent stage. In addition, this architecture is capable of providing a good gain,
stability, matching, and linearity [2]. One may wonder how a good matching performance
could be achieved without using physical resistors in the design. The answer is that a real
term for the input impedance arises at resonance if an inductor is placed at the source as it
is shown in Figure 12.
VBIAS
LG
/p^^
Zin
Figure 12. Single-ended LNA
The input impedance of the single-ended LNA, Zin, is equal to:
(Eqn. 25)
where L is the gate inductor, Ls is the source inductor, Cgs is the gate to source
capacitance, gm is the transconductance of the input transistor, Rg is the transistor gate
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resistance, Ru is the parasitic series resistance of the source inductor, and RLg is the
parasitic gate resistance.
At resonance, the energy keeps bouncing back and forth between the inductors and the
gate to source capacitance, making the input impedance purely resistive. To emphasize
this point, Equation 25 can be rewritten as:
Z, =ML, +Ls)-j-^ +^ +Rg+Ru+RLg (Eqn. 26)
WLS> Lgs
At resonance, the first and the second term cancel each other. Therefore, the input
impedance is equal to:
g L
Z , =-^l^ + r +R +R (Eqn. 27)
in resonance (J g Ls Lg
Assuming that the input impedance needs to be matched to 50 Q. impedance, the value of
the source inductor can be found from Equation 27. Then, the value of the gate inductor
can be calculated from:
jw(L +L)-j * = 0 (Eqn. 28)J V
g ' wC
gs
<zz>L =
*
L (Eqn.29)
w2C
gs
It is clear from Equation 28 and 29 that the source inductor is used to match the input
impedance and the gate inductor sets the resonant frequency. It is also important to
mention that the cascode amplifier M2 is used to isolate the Miller capacitance. The
objective is to completely isolate the input from the output and vice-versa. In terms of
scattering parameters, the reverse transmission
coefficient S12 must as low as possible.
3 A low value for the reverse transmission coefficient, SI 2, is considered to be below -20 dB [9]
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At the output, an inductor must be placed at the drain primarily for two reasons. First, the
drain inductor should resonate with the drain capacitance in order to achieve the desired
frequency. Second, it should provide a high enough impedance to obtain a good gain.
This output impedance must then be down converted to match the input impedance of the
subsequent stage. A simple L network or f] network could be used for the impedance
transformation.
In this section, the major points for designing the single ended low-noise amplifier shown
in Figure 13 were discussed. However, this amplifier has the disadvantage of being
operational only at a single tuned frequency. The next section discusses the matching
network of the digitally tunable amplifier. The DTLNA has the major advantage ofbeing
operational at different frequencies in addition to achieving an overall performance
similar to that of the single-ended LNA.
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3.3 Impedance Matching In DTLNA
The circuit topology of the digitally tunable low-noise amplifier is shown in Figure 1 .
The DTLNA is a differential architecture. It consists of two center-tapped transformers
used for impedance transformation, binary weighted varactors at both the input and the
output, two source degeneration inductors, two transistors that act as cross coupled
capacitors in order to isolate the input from the output, and two RF transistors that are
carefully sized for optimum noise performance. The first sub-section focuses on the input
side of the DTLNA in order to derive an expression for the input impedance. The second
sub-section focuses on the output side to show an expression for the load impedance and
how it is transformed to match the impedance of the subsequent stage for maximum
power transfer.
3.3.1 InputMatching
Since it is a differential architecture, deriving an expression for just one side of the
amplifier is sufficient to demonstrate the concept. This expression will also be valid for
the other side.
Figure 13 shows the input side of the DTLNA.
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Figurel3. Input Side of the DTLNA
In order to find an expression for the input impedance, the corresponding small signal
model ofFigure 13 is considered. Since the four varactors are placed in a parallel fashion,
they can be added up to simplify the derivation. Chapter V, the design chapter, shows
how the varactors are designed such that tuning is achieved properly. The small signal
model ofFigure 13 is shown in Figure 14:
jrrrr\
<*
i z,
-gs
- V
7~i
Virtual ground
Cv
gs %Vgs
Figure 14. Small signal model ofDTLNA
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It is important to mention that the gate to drain capacitance of the transistor is ignored in
the small signal model shown in Figure 14 because the cross coupling capacitor (MCi) is
designed such that its value is equal to that of Cgd. To further explain the effect of the
cross-coupling neutralization, consider Figure 15:
A
In-Phase
,TYYY\__
180
out ofPhase
Figure 15. Neutralization in DTLNA
As shown in Figure 15, the neutralization technique is used to remove the undesired
coupling from gate to drain that Cgcj introduces. Since it is a differential topology, the
drain voltage of Mi and the drain voltage of M2 are
180
out of phase. The current
flowing through the neutralizing capacitor Mci
4 is equal in magnitude but opposite in
sign to that through Cgd. Thus, there is no net feedback from drain to gate. In other words,
the net coupling is zero and it is fair to say that the input is completely isolated from the
output. Figure 16 shows the coupling cancellation effect. It is important to mention that
the input and output isolation is critical in the design of any low noise amplifier. In this
design, the isolation effect was measured, as it is shown in chapter VI, in terms of
S125
using Spectre.
4
MCi acts as a capacitor and its size is set to halfof the size of transistorM, in order to cancel out the
undesired effect of the gate to drain capacitance ofMi.
5 S 12 is the reverse transmission coefficient between input and output.
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MCi = C Net Coupling = 0
I cgd
Figure 16. Coupling Cancellation
Going back to the input impedance calculation in Figure 14, it very important to see that
one end of the gate inductor is connected to a virtual ground. The input transformer is
center-tapped. Bias DC voltage is applied at the center of the coil in order to preserve
symmetry. Figure 17 shows the input transformer without including its parasitics.
Vbias
To Gate
"UAAJJ"
Lg/2 <
~ UAAA7"
Tapped
Transformer
12
To Source
jTYYYV
Figure 17. Center-Tapped Input Transformer
It is clear from Figure 1 8 that one end of each gate inductor is connected to virtual
ground. Thus, the input impedance of the circuit shown in Figure 14 is at node A and it is
simply equal to:
Z=ZJI-^-llsLgl2 (Eqn. 30)
40
The impedance Z, can be found by applying a test voltage to the input of the transistor as
shown in Figure 18. It is straightforward to derive that:
Z, =sL +gmLs'\ ^^s
sC, Cgs
(Eqn. 31)
V, a
CgS Vgs <X>
gmVgs
Figure 1 8. Transistor input impedance
From Equation 31, it is clear that that the impedance, Zj, can be modeled with a simple
RLC circuit as shown in Figure 19:
1
sLs sCg
JYYYT\ I L
gnA
C
g^
Figure 19 Equivalent circuit model ofZ]
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Deriving an expression for the input impedance, Zin, using Equation 30 might seem
logical. However, it is very algebraically involved. Because of its complexity, the final
equation doesn't really provide a useful expression for the resonance of the
circuit6
.
Hence, in the next derivations, the quality factor method is used. Assuming that the
source inductance is lossless7 and the quality factor of the gate to source capacitance is
very high, the quality factor of the circuit shown in Figure 19 is:
1
(Eqn. 32)e.=
sL +
sC
gmLs
The equivalent parallel resistance at resonance is:
RP +l) =
^(02
+1) (Eqn. 33)
Before completing the input impedance derivation, a couple ofuseful observations should
be pointed out. The first point is that at low Gigahertz frequencies8, the reactance of the
gate to source capacitor is more dominant than the reactance of the source degeneration
inductor. It is also important to mention that the source degeneration inductor plays an
g L
important role in the impedance matching process. It produces the resistive term
m
-
,
Cgs
which is the key for achieving real impedance match without the use of any physical
6 The input impedance expression was derived and verified inMatlab. However, deriving the input
impedance equation using the quality factormethod is very straightforward and it doesn't involve any
algebraic manipulations. If the reader is not familiar with calculations involving quality factors, an example
is provided in Appendix B.
7 In reality, there isn't any lossless inductor, but to simplify the input impedance derivation we assumed
that both the source degeneration inductor and the gate to source capacitance are lossless. In the design
chapter, we will discuss the transformermodel as well as the inductor with all the parasitics taken into
account.
8 At frequencies lower than 2.5 GHz
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resistor. In addition, Equation 31 shows that resonance can be achieved by simply placing
an inductor at the source. Usually, the value of this source inductor is small9. Hence, the
resonant frequency is at high gigahertz frequencies and it needs to be brought down. That
is why an inductor is placed at the gate (in series with the impedance Z,) in the case of
the single ended LNA topology (discussed in previous section). However, in the case of
the DTLNA, a totally different approach is used to achieve tuning. A variable capacitor is
placed in shunt with the impedance Z,, In addition, another inductor is placed in parallel
with the variable capacitor in order to achieve resonance. It is very important to
understand that the RF signal is applied at the Node A as shown in Figure 14. It is NOT
applied at the input of the gate inductor as is the case in the single ended LNA topology.
If the RF signal was applied at the input of the gate inductor in the DTLNA, the input
impedance would have the behavior of a low-pass filter. Figure 14 shows clearly that one
end of the gate inductor is connected to virtual ground.
The derivation for the input impedance will now be completed. A parallel representation
ofFigure 19 is shown in Figure 20:
Rp
xP
Figure 20. Parallel representation of the impedance Z]
9 The source inductor value must be kept small in order to achieve a high gain. The source inductor
introduces a negative feedback system. Having a large inductor at the source improves linearity. On the
other hand, the gain of the system degrades due to the small voltage drop caused by the resistive parasitics
of the inductor.
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The equivalent parallel resistance, RP, is defined in Equation 33 and the equivalent
reactance is equal to:
Xp=^T (Eqn. 34)
If the quality factor, Q] , is high, the equivalent parallel reactanceX,, is equal to the source
reactanceXs . Hence, both the value of the capacitive component, Cgs, and the value of
the inductor stay the same (Figure 21a). In the case where Qx is not very high, the value
of the equivalent parallel reactance needs to be first calculated from Equation 34. Then,
the reactance transformation percentage is used to find the component values (Figure
21b). The reactance transformation percentage is defined as:
RTP=
XS~XP
*s
(Eqn. 35)
The transformed reactance component values in this case are equal to:
Ls =Ls + LsxRTP (Eqn. 36)
C =C -C xRTP (Eqn. 37)
gsP gs gs
Figure 22 shows the parallel transformation of the impedance Z/ in terms of RLC
components.
n
'
If the Q, is larger than 10, Rp = Rs (Q +
1)2
<=> RP * RSQ? <=> ~& = RsQx <=> *P = Xs
Q
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(b)Q<10
Fig. 21. (a) Parallel representation of the impedance Zl when Q is high
(b) Parallel representation of the impedance Zl when Q is small
The equivalent small signal model (Figure 14) can be redrawn as shown in Figure 22.
Figure 22. Parallel representation of the input impedance Zm
Assuming that the inductor Lg/2 is lossless, the input impedance Zm is equal to the parallel
resistance Rp at resonance". To a first approximation, if the reactance of the capacitor
CgsP
is much larger than the reactance of the inductor LSp one can assume that the reactance
Xp is equal to that of CgsP. Thus, the resonant frequency is at:
1 ' In real life, the gate inductormodel has some series resistance related to it. This series resistance must be
converted into the equivalent parallel resistance and placed in shunt with Rp. At resonance, the input
impedance is equal to the combination of the two parallel resistances.
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/
2^Lg/2(Cv+CgsP)
(Eqn. 38)
In case where the reactance of CgsP is not very dominant, the first step is to calculate the
equivalent impedance of the network shown in Figure 23. Next, the denominator term
must be set equal to zero and then solve for the frequency.
'g/2 LSP
^C
gsP
Figure 23. Resonance Network
zeq = sLgl2 H-II(SLSP + )
SLsy S*-gsP
(Eqn. 39)
eq
',12
cv
sC,
sL
g/2
// sLsp +
sC
gsP J
(Eqn. 40)
The denominator term of the equivalent impedance, Z , is shown in Equation 41 and it is
set to zero in order to determine an expression for the resonant frequency.
1 L.Ls<\ + I-wiLL
C CV V
s-^g/2
+^ = 0
W CgsCV Cgs
(Eqn. 41)
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Equation 41 can be rearranged as shown in Equation 42 and the resonant frequency can
finally be calculated.
Ai,2-w2(^)+-^- o
c c c
(Eqn. 42)
In order to demonstrate how accurate the quality factor method is, the magnitude of the
input impedance derived from the Q method is plotted and it is compared to the
magnitude of the input impedance derived from Equation 30.
500
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Eqn. 33
Q Method
Eqn. 33
Q Method
0.5 1.5 2
Frequency
2.5
x10
Figure 24. Q Method accuracy
It is clear from Figure 24 that the Q method is very accurate. In this graph, the input
impedance is around 460 Q. at a resonant frequency of 1.55 GHz. To demonstrate the
tuning effect, the controllable capacitance Cy is varied. Figure 25 shows how the input
impedance is tuned.
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Cv=1 5pF
Cv=1.3pF
Cv=1pF
Cv=0.8pF
Cv=0.6pF
Cv = 1.5 pF
I
Figure 25. Tunning in DTLNA
Figure 25 clearly shows that the shift in frequency when the capacitance is varied. It also
shows that the value of the resonant impedance, Rp, decreases as the resonant frequency
increases. This effect can be explained by recalling Equation 33:
RP=Rs(Qi2+l) = ^-(Q12+\)
C
gs
12
At higher resonant frequencies, the quality factor Qx is smaller. Hence, the input
impedance decreases as the resonant frequency gets higher. It is important to mention that
the selectivity of the resonant circuit is directly proportional to the loaded quality factor.
At high loaded quality factors, the resonant circuit is very selective.
12 Qx is also equal to the loaded QL of the network. QL is defined as: Q =
^sonant
_ Frequency
3dB Bandwidth
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It is also important to point out that the behavior of the resonant circuit shown in Figure
25 is only for one side of the DTLNA. Since it is a differential approach, the same
behavior is expected on the other side. Hence, the input impedance of the DTLNA at
resonance is expected to be twice of that shown in Figure 25. This high input impedance
needs to be down converted to match the source impedance in order to achieve maximum
power transfer. Thus, an impedance transformer is used at the input to convert the high
input impedance at resonance into 50 Q. Chapter V discusses in detail the design of the
input transformer. In addition, the design steps of the input side along with the
considerations to keep in mind for an optimum design procedure are discussed. Chapter
VI demonstrates the simulated tuning effect of the input impedance in terms of the input
coefficient Sll.
3.3.2 OutputMatching
At the output stage, an LC tank circuit similar to that at the input side is created. The
varactors are binary weighted and they are sized such that resonance of the output tank is
achieved simultaneously with the input resonance. One side of the output network is
shown in Figure 26.
7T A A 7T
DD
Cv-
7\
VDD
Ld
Figure 26. Output Network in DTLNA
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Assuming that the load inductor, Ld; is ideal, then the output impedance is infinite at
resonance. However, this is never the case. In fact, the output load impedance at
resonance is determined by the loss of the load inductor. Thus, it is very important to
design the inductor such that it provides the desired output impedance at resonance. The
inductor design is discussed in detail in Chapter V. The parasitic losses of the inductor
can be modeled by a single series resistor as shown in Figure 27 .
Figure 27. Output Tank Circuit with Lossy Inductor
The output load impedance, Rlo, at resonance is equal to:
The quality factor Qd is equal to:
Qd =
Xu
(Eqn. 43)
(Eqn. 44)
RLd
The output impedance is then:
rO = RLO M ro
where r0 is the output impedance of the
transistor.
If r0> RL0 , the output impedance is then equal to the output load impedance:
(Eqn. 45)
13 Appendix B demonstrates how to convert all the parasitics ofan inductor into an ideal inductor in series
with a resistor.
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Ro a Rw (Eqn. 46)
Since it is a differential approach, the total output impedance, Rot, is equal to twice the
output impedanceR0. In order to achieve maximum power transfer, the output
impedance transformer is used to down convert the output impedance into 50 Q. The
design of both the input and output impedance transformers is discussed in the design
chapter (ChapterV) along with the design of the binary weighted varactors.
3.4 Linearity
In addition to noise figure, gain, and input match, linearity is an important consideration
because an LNA must do more than simply amplify signals without adding much noise. It
must also remain linear even when strong signals have been received [1]. In many analog
circuits, precision requirements mandate relatively small idealities, making it possible to
approximate the input/output characteristic by a Taylor expansion in the range of
interest[6]:
y(t) = a x(t) + a x2(t) + a x3(t) + .... (Eqn. 47)
Differential circuits exhibits an
"odd-symmetric" input/output characteristic, i.e. ,f(-x) =
-f(x)[6]. Since the DTLNA is a differential topology, the nonlinearity can be
approximated by:
y(t) = ax{t) +
a^x3(t) +
a^5(t) + .... (Eqn. 48)
In Equation 48, all of the even-order terms are zeros. This indicates that a differential
circuit driven by a differential signal produces no even harmonics. This is another very
important advantage that the digitally tuned low noise amplifier has over the single-ended
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low noise amplifier. The nonlinearity of the DTLNA can also be characterized by
applying a sinusoid at the input and measuring the harmonic content of the output. If
x(t) = A cos(wO , equation 48 becomes14:
y(t) = a Acos(wt) + a A3 cos3(wt) + .... (Eqn. 49)3
a
A3
<=> y{t) = a 4cos(w/) + [1 + cos2wt] cos(wf) + .... (Eqn. 50)
a
A3
a
A3
< y(t) = a^A cos(wt) + cos(wf) + cos 2wt cos(wt) + .... (Eqn. 5 1 )
3a A3 a A3
y(t) = a Acos(wt) + - cos(w0 + cos3w? + .... (Eqn. 52)
It is clear from Equation 52 that higher-order terms yield higher harmonics. The
magnitude of the nth harmonic grows roughly in proportion to the wfh power of the input
amplitude [7]. In this case, the fundamental increases in proportion to A, whereas the
third-order IM (modulation) product increases in proportion to A3. In addition, the
undesired effect of total harmonic distortion can be quantified by summing the power of
all the harmonics (except that of the fundamental) and normalizing the result to the power
of the fundamental15:
14
cos x cos v = - [cos(x + y) + cos(x -y)]
15 Harmonic distortion is undesirable inmost signal processing applications, including audio and video
systems. High quality audio products such as compact disc (CD) players require THD of about 0.01%(-80
dB) and video products, about 0. 1 % (-60 dB)
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(aA3^
3
THD = v /
a A '
a A +
1 4
v
(Eqn. 53)
J
Although there are many measures of linearity, the most commonly used are the 1-dB
compression point (PldB) and the third order intercept (IP3)[1]. The 1-dB compression
point (PidB) is defined as the input signal amplitude that causes the small signal gain to
drop by 1 dB. The third order intercept (IP3) is defined as the performance metric that
characterizes the behavior of the corruption of signals due to third-order intermodulation
of two nearby interferers. In this design, the 1-dB compression point (P^b) and the third
order intercept (IP3) are the two measures that are used to determine the linearity of the
system. Before moving on to the next chapter, it should be mentioned that Chapter V
(Design Chapter) includes a brief discussion about linearity from a design perspective.
Also, Chapter VI includes simulated plots demonstrating the linearity performance of the
DTLNA.
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Chapter 4- Noise Analysis
4.1 Introduction
4.2 Background
4.3 Classical two-port noise approach
4.4 Noise Optimization with power constraints
4.1 Introduction
The sensitivity of communications systems is limited by noise [1]. It is critical that a low
noise amplifier is optimized such that it offers the best noise performance in
communications systems. To emphasize this point, consider the system shown in figure
28:
F,,G, F2, G2 F3, G3 F4, G4
Figure 28 Noise Figure Chain in a Communications System
The total noise figure of this system is [16]:
F -1 F-\ F-\
F = F + -2 - +-J +
tot i g GG GG G3
(Eqn. 54)
Clearly, the first stage (LNA) should have low noise and high gain characteristics in
order to reduce the noise in the system.
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In this section, a detailed noise analysis of the digitally tunable low noise amplifier is
presented. Two approaches are considered to determine the optimum transistor width that
that will provide the optimum noise performance. The first approach is the classical two-
port network noise analysis, in which analytical expressions for the noise parameters are
derived directly from the noise model. For convenience, Appendix A shows all the
derivations for the classical two-port noise theory. This approach is simple and practical
when power consumption is not an issue. The second approach takes biasing into
account. It provides a good insight about understanding the trade-off between noise
figure and power consumption. In the design of the digitally tunable low noise amplifier,
the second approach was used to calculate the optimum width. It is important to mention
that two types of noise are considered in the MOSFET noise analysis: Drain Current
Noise and Gate Noise. The other types of noise such as flicker noise, popcorn noise, and
shot noise are not included in the analysis because their contribution to the overall noise
power is very small. The main objective ofmodeling noise in the digitally tunable low
noise amplifier is to derive an analytical expression for the optimum transistor width that
will offer a good noise performance along with taking into account the multiple trade-offs
between power consumption, input matching, and linearity.
4.2 Background
The drain current noise is modeled as a white noise. Its power spectral density is not a
function of frequency. Its expression is defined as:
i\d=4kTygdoL\f (Eqn. 55)
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The parameter gdois the drain to source conductance at zero Vds. It is interesting to note
that this parameter is proportional to the transconductance, gm, when the transistor is
operating in saturation [4]. The parameter y is the noise factor. Unfortunately,
measurements show that the short channel NMOS devices in saturation exhibit noise far
in excess of values predicted by long-channel theory, sometimes by large factors ( / is
typically, 2-3 but can be considerably larger). Since the origin of this excess is carrier
heating by the large electric fields present in short devices, it is important to use the
minimum practical drain voltages16[1]. Furthermore, we will assume that Af is one
Hertz throughout our discussion for convenience.
The other type of noise source is gate noise. It is called a blue noise because its power
spectral density is a function of frequency. The fluctuating channel potential couples
capacitively into the gate terminal, leading to a noise current gate[l]. Although this noise
is negligible at low frequencies, it can dominate in the low Gigahertz range. Gate noise
was modeled by Van der Ziel [3]. Its expression is:
i2g = 4kT8ggL\f (Eqn 56)
The parameter gg is defined as:
(Eqn. 57)gg
2y->2
W C gs
5gdo
The circuit model for \>ate noise is shown in Figure 29:
gate * JL 1 |
source i L_ |
Cgs
Figure 29. Gate noise model
16 Even though the IBM 6RF process supports a power supply voltage of2.5 V, the power supply voltage
used in this design is just 1 .25 V in order to reduce the excess carrier heating.
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It is possible to recast this circuit model into a voltage source in series with an equivalent
noise resistance rg. Assuming a high quality factor, the capacitor's value stays the same.
The quality factor of this circuit is:
1
gg
_
WCgs
1 Sg
g^
Q = ^T~ = (Eqn. 58)
Assuming a high quality factor, the series noise resistance is then:
( 2-2 V
w C gs
r =
1 1 Sgdo Sgdo J
"
ge Q2+\ w2C2gS w2C2gs 5gdo
(Eqn. 59)
Interestingly, the equivalent gate noise resistance is independent of frequency. The
equivalent series noise voltage source is
v2g = 4kTdrg
The equivalent gate noisemodel is shown in Figure 30:
Vng
rg
AAA/1
gate O
+<VJ_
^/WV i
source O
TCgs
Figure 30. Equivalent gate noisemodel
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4.3 Classical two-port noise approach
In the digitally tunable low noise amplifier, most of the noise is generated by the
transistor (Figure 31). Resistors, which are considered very noisy, are not used in any part
of the design. Thus, the overall noise figure of this system is close to the noise figure of
the transistor pairs. However, it is important to mention that the two matching networks
do contribute to some extent to the overall noise factor. In addition, the quality factor of
inductive components in integrated circuit is unfortunately not infinite. These inductive
components have some resistive loss that generates thermal noise. Fortunately, the
parasitic resistive loss of these inductive components is usually small. Thus, its
contribution is much smaller than the transistor thermal noise's contribution.
Furthermore, the contribution of the thermal resistive noise of the parasitics becomes
increasingly negligible at high frequencies. Gate noise, which is considered a transistor
thermal noise, is the most dominant at high frequency because it is frequency dependent
and its value increases in a quadratic fashion. In this approach, the focus is on the noise
performance of the transistors. Each transistor is treated as a two-port network. The
objective is to derive the equations of the two-port noise parameters (Gc, Bc, Gu, Rn ) in
terms of the device parameters. This will allow expressing the minimum noise figure in
terms of the device parameters and it will provide great insights about designing the
optimum transistor leading to theminimum noise performance.
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Figure 3 1 . Noise Contribution Levels in the
The main goal of this transistor noise modeling is to find an expression for equation
(A.54) in Appendix A in terms of device parameters. For convenience, Equation A.54 is
shown below:
F
.
=1 + 2/? [G +G ]
mm n OPT C
(Eqn. 60)
GOPT is the optimum noise conductance. It is equal to the real part of the source
conductance that provides the minimum noise figure. The derivations to find an
expression for G are shown in Appendix A.
GOPT=\Gc+-f
(Eqn. 61)
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G is defined as the uncorrected conductance ( correlation between the input voltage
noise source and the input current noise source). It is equal to the real part of the source
correlation admittance Yc. Gc is equal to the conductance of the correlated admittance.
In order to find an expression for Fmin in terms of device parameters, analytical
expressions for Gu, Gc, G0pt, and Rn in terms of device parameters must first be
determined. This task is achieved by inserting the noise source equations of the transistor
into the equations that are shown in the appendix. The noisy transistor is modeled by
considering a noiseless two-port network with an input noise voltage source and input
noise current source. Figure 32 shows the representation of a noisy circuit modeled by an
input voltage and input current source.
!(D Noisy Transistor
/\
\7
5(P
v,
nrO
>.Q
Noiseless
Transistor
Figure 32 Representation ofnoise by voltage and current source
This model is valid for any source impedance. If the source impedance is zero, In flows through
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Vn and has no effect on the output. Thus, the output noise measured in this case arises
solely from Vn . Similarly, if the input is open, then K has no effect and the output noise
is due to only/,, .
Noisy
Circuit VII ' out
Noisy
Circuit v' II > out
* v..,.'>*(5 7. 4) NoiselessCircuit VII 'c
.O
>.Q
Noiseless
Circuit V.
Figure 33 Calculation of the voltage and current input referred noise
Now, this method is applied to the noisy small signal model of the transistor shown in
Figure 34 in order to derive an expression for Vn { , G , Gc , G0PT , and Rn .
IQ
NoisyNetwork
v-.t <kv.oj-i'.
Figure. 34 Two-port noisy network of a transistor
Noiseless Network
+
V,
N SmVE
Figure 35 Two-port noiseless network with input voltage and current noise source 61
As it was mentioned in Chapter II, the drain channel noise is equal to:
/ d = v g m (Eqn. 62)
Thus,
^~-7^T/o-2
_ 4kTygdo rjJ .,sv - l ,,d l g m - (Eqn. 63)
g m
Recall Equation A.40 from Appendix A:
v2n = 4kT R B (Eqn. 64)
Therefore Equating 63 and 64, an expression for/?,, is obtained
4kTyg
2
g m
=4kTRn (Eqn.65)
rgdo
/? =-?- (Eqn. 66)
n
g m
The next step is to derive an expression for the correlated admittance Yc.
Recall equation A.29 and A.30 from Appendix A:
Yc = ^- (Eqn. 67)
and
I =1 +1 (Eqn. 68)n nc mi \ i /
The input voltage source v is fully correlated with the correlated input current source Inc
and the input current noise is the sum of the correlated input current source Inc and the
uncorrected input current source Im .
The next task is to find an expression for Inc in terms ofdevice parameters.
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The correlated input current source is equal to the gate current noise in addition to the
drain current noise seen at the input.
he ~ lug + Id,in (Eqn. 69)
When the input of the two port network is open (Figure 35), the gate current noise is zero.
However, the drain current noise still flows at the output. Therefore,
/ ,,d,in = -**- (Eqn. 70)
o m
l_nd
gn
^I,,dj,i=JCgs-^ (Eqn. 71)
Substituting Equation 7 1 into Equation 69 and use it to rewrite the correlation admittance
equation:
Yc=jwCgs+f,-gm (Eqn. 72)
*nd
The gate noise is partially correlated with the drain noise, with a correlation coefficient
given by [1].
/. I nd
c =
"* "" (Eqn. 73)
-\j I ng I nd
The theoretical value of c is jO.395 for long channel devices. However, its value for short
channel devices is not yet determined [3]. Throughout this chapter, c is considered as a
purely imaginary constant number close to jO.395.
Rearranging the correlation admittance Equation, Equation 72, gives:
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Ye = iwCm + *f-gm= jWCgs +kk = jwCgs + gm L*LjL (Eqn. 74)
"d *nd * rf / rf
7 /* /y2
V/% (Eqn. 76)^Yc=jwCgs+gm-c
T'
nd
//
Thus,
, *-^k
7c=^+c.^^ =^+gm.C.^ = ^+,m.C.^(Eqn.77)
Since c is assumed to be purely imaginary,
c = j\c\
and Equation 77 can be rewritten to give a useful expression for the correlation
admittance.
Yc=jwCgs-(l + \c\~^-) (Eqn. 78)
V5 gdo
Therefore,
Gc 0 and c = wCp (1 + \c\ -?=^-) (Eqn. 79)
v5 g^
It is important to mention that these results are based on the assumption that the input is
taken to be purely capacitive17.
17 This assumption is valid because the transistors used in this design are BSIM models whose input
impedance is assumed to be purely capacitive.
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To finish the analysis, an expression for Gu must be determined in terms of device
parameters in order to express the optimum conductance G0PT (Equation 61) and the
minimum noise figure in terms ofdevice parameters.
The correlation coefficient c can be treated by expressing the gate noise as the sum of the
two components, the first ofwhich is fully correlated with the drain noise, and the second
the second of which is uncorrelated with the drain noise, hence the gate noise is re-
expressed as:
I2ng = 4kTSgg\c\ ) (Eqn. 80)
/
i uncorrelated term
correlated term
Recall Equation A.41 from Appendix A,
roGB (Eqn. 81)
I2
nu
= 4KTM
Thus,
a- =^=*o"|c|2)='s2it(iHc|2> (Eqn-82)
Finally, inserting Equations 82 and 66 into Equation 61, an expression for the optimum
conductance can be obtained:
G
OPT
2,-.2
S^-JL(l-\c\^
0 + ^ =wC ^-J0-H2) (Eqn. 83)
** gssJ5r
2
g m
Theminimum noise factor expression is therefore given by:
65
Fmi =1 + 2 y&d<>min 2
g '
gm \S |2,^-^0-H)+o (Eqn. 84)
^C^ M /, i I2-^min=l + 2 - (1-c ) (Eqn. 85)
gm V 5r
where wr is the unity gain frequency.
Equation 86 shows that the noise factor isl (Noise figure = 0 dB) if the gate current noise
is neglected. Another interesting point is that increasing the correlation coefficient
between the drain current noise and the gate current noise will reduce the minimum noise
factor. Moreover, increasing the unity gain frequencywT that accompanies technology
scaling also improves the noise factor. A question remains as to how to use these
equations to derive the optimum transistor width that would provide the best noise
performance. The answer to this is: setting the optimum conductance (Equation 83) equal
to the source conductance will provide the best noise performance. Consequently, it is
possible to calculate a value for Cgs from which the size of the transistor can be
determined. If the source impedance is equal to 50 Q, the value ofCgsis:
Cgs =
g*> (Eqn. 87)
Moreover, Equation 83 clearly shows that it is impossible to achieve maximum power
transfer and minimum noise simultaneously. To achieve maximum power transfer, the
input admittance (jwC ) must be equal to the source admittance. On the other hand,
achieving optimum noise performance requires that
the optimum conductance is equal to
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the source conductance. Thus, there is a clear tradeoffbetween input impedance matching
and noise performance.
Using Equation 83, it is now possible to calculate the gate to source capacitance that
would provide the minimum noise factor for a given operating frequency. As an
illustration, Cgs can be calculated for an operating frequency of 1.7 GHz and a source
impedance of 50 Q. The ratio of the transconductance, gm, to the drain to source
conductance when Vds is zero, gdo, is around 0.88 for the IBM 6RF technology. Figure
36 shows a plot of both the transconductance, gm, and the drain to source conductance,
gds-
^
0.0857 0.076
n oq
y
y
/
'
0.08
"
0.07
| 0.06
08 0.05
45 n 04
K /L 1 *V^^ps-> ?
- i
hr
^ra 0.03
0.02
0.01
M
- J
..
--
1 J
-
i
"I i IB. -">+mPm
u *
0 0.2 0.4 0.6 0.8
Vds
1 1.2 1 4
gds gm
Figure 36 gm and gds Vs. Vds
Assuming that y = 2 (value used by Spectre for short channel devices),8 = 4 ,and the
magnitude of the correlation coefficient |c| = 0.395 , the value of Cgs is :
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c,=
= 3.66^ (Eqn. 88)
50 x 2;r x 0.88 x 1 .7 x 1 09 xJ (0.844)
The value obtained for Cgs is quite large. It implies that the transistor width must be very
large for achieving such a large gate to source capacitance provided no external physical
capacitance is added. The width of the transistor can be calculated from:
Cgs=\\VLCoxx*
(Eqn. 89)
,
3Cg/av 3x3.66xl0"12x6.2xl0-9 _ ...
W = = = 3.946 mm (Eqn. 90)
1Leox 2x0.25xl0"6x3.45xl0"U
The bias current of such a large device would also be large. Thus, even though the noise
figure that can be produced by this transistor would be close to theminimum noise figure,
Fmin, the power consumed would be unacceptably high for virtually any application.
Therefore, one can deduce that a useful noise optimization must take the power constraint
into account first, although this would degrade the noise performance. In previous
chapters, it was shown that there is a trade-off between noise and impedance matching.
Now, it is also clear that there is a trade-off between power consumption and noise
performance. The next section discusses a technique that optimizes noise while
considering power consumption.
:
This equation is only valid for long channel devices. We are using it here to only approximate the width
of the transistor. The accurate transistor width is within 10% of the value obtained in Equation. 90.
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4.4 Noise Optimization with power constraints
To develop the desired noise optimization technique, noise figure must be expressed in a
way that takes power consumption explicitly into account [1]. This technique was first
introduced by Shaeffer and Lee in [2]. The first expression to start the analysis with is the
general expression for noise figure as given by classical noise theory19:
R i i
F = F
.
+-^-(G -G )2+(B -B )2\ (Eqn.91)mm Q >-K s OPT7 v s OPT' ' v M '
s
The main goal is to reformulate the expression for noise figure in terms of power
consumption. The next step is to minimize the derived expression subject to the
constraint of fixed power and then solve for the width that corresponds to the optimum
condition. Equation 91 can be rewritten as shown in Equation 92 if B is assumed to be
sufficiently close toB .
R
F = F
.
+-^-
nun Q
s
(G -G
)2
v
5 OPT
'
(Eqn. 92)
19 This expression is derived in Appendix A (A. 56)
20 B is the imaginary term of the source conductance and B is the optimum imaginary term of the
source conductance. In this case, the source impedance is 50 a Thus, B^ is 0 and BQpT should also be
close to 0.
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To help reduce clutter in the equations to come, the source conductance G and the
optimum source conductance G in Equation 92 should be redefined in terms of the
quality factors Qs and Qop, respectively.
gs s
G
Q =^- (Eqn. 94)
P> WC
V 4 ;
gs
It is interesting to point out that the optimum quality factor is a function of power
consumption. This becomes clear when the optimum source conductance term derived in
Equation 83 is inserted in Equation 94.
G
opt Sm \ 5 , ,2, | 8 | ,2,
Q = ^ = (He )=a (1-W ) (Eqn.95)^oPt wC gj
V5^v ' ' \5r
g5 ao
The classical noise expression (Eqn. 92) can be re-expressed using Equation 93 and
Equation 94.
R
F = F H " (QwC -Q wC
)2 (Eqn. 96)
min Q WQ s gs opt gs
s gs
Substituting the expression for the equivalent noise resistance /?n (Eqn. 66) into Equation
96:
Kd0
F = F |
S2m
{QwC _Q wC
}2 (Eqn. 97)
min Q wC s gs 0f" gs
s gs
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rag
&F = F
.
i
" (QwC -Q wC
)2 (Eqn. 98)mm Q wC s Ss opt
gs' V M /
Y Q
<zz>F = F
. +J.QWC (1 ?L)2 (Eqn. 99)'
ccg s gs O
m ^s
min
oF =F.+^ (1 ^)2 (Eqn. 100)
ag R Qmin
In Equation 100, each of the parametersQ ,Q , a , and g is a function of power
opt s m
dissipation. Now, the objective is to write these parameters in terms ofpower dissipation.
Then, Equation 100 must be re-defined in terms of the derived expressions. The
derivation of these equations can be found in [1] and the key result is:
Q=H (Eqn. 101)
where,
p _
3 VDD^satEsat (Eqn. 102)
0
2 wRs
2
PD = VDDID = VDDWLC0XvsatEsat -? (Eqn. 103)
V -V.
p =
ss t (Eqn. 104)
LLsat
With the aid of these expressions, the noise figure (Eqn. 100) can be rewritten in terms of
p and PD [2]. Minimizing the resulting equation is complex enough
that it is best solved
graphically [1]. Theminimum noise figure occurs
when:
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D 5 n I |2
,,
(I-M 1 + (Eqn. 105)
Substituting Eqn. 105 into Eqn. 101 yields the value of the quality factor Qs that leads to
the power constrained minimum noise figure:
QsP = y\A 1+ 1 + 1 +
. 5y.
(Eqn. 106)
Assuming that 8=4 and y=2, the value of Qspis calculated to be around 4. A more
exact analysis reveals that the optimum value is typically closer to 4.5, but the achievable
noise figure is relatively insensitive to values of Qsp between 3.5 and 5.5[ 1 ].
Once Qsp is determined, it is a simple matter to find expression for the width of the
optimum device from Equation 101 as shown below:
Po P2Q = -
-i V v E
-' DP sat sat
2 wR P 1
<?>W =
p2 (\ + p) 2wWLC R
V WLC v E J^-
DD ox sat sat | _|_ q
1
"I" 2 wLC R Q
ox s sp
(Eqn. 107)
(Eqn. 108)
Assuming thatQsp = 4.5 , the optimum device width expression is:
W, (Eqn. 109)opt
2>wLCoxRs
It is important to mention that the optimum conditions are not extremely sensitive to the
width; 20% variations one way of the other typically degrade the noise figure by only one
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decibel or two tenths of a decibel [1]. This expression is the key result of the chain of
derivations and it is used in this design to calculate the width of the high frequency
transistors in DTLNA. In order to demonstrate the accuracy of the equations derived in
this Chapter, the theoretical expression for the noise figure (Eqn. 92) was plotted and
compared to the noise figure graph obtained from simulation. Figure 37 shows the noise
figure plot obtained from the theoretical expression.
Noise Figure in DTLNA
Figure 37. Theoretical Noise Figure
Figure 37 shows that the noise figure of the DTLNA increases as the frequency gets
higher. This observation proves that gate noise is the dominant noise source in the high
frequency band. The value of the noise figure at the band of interest (1 .5 GHz - 2 GHz) is
between 2.45 dB and 2.55 dB. It is important to keep in mind that Figure 37 doesn't show
the effect of flicker noise because it was not modeled in Equation 9221. If the effect of
21 The effect of flicker noise was not modeled because its contribution to the noise figure is very small in
the high frequency range. However, flicker noise is the dominant noise source at in the low frequency
range.
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flicker noise was modeled in Equation 92, it would be the dominant noise source in the
low frequency range. Figure 38 shows the simulated noise figure plot.
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Figure 38. Simulated Noise Figure
Figure 38 shows that the noise figure value at the band of interest is equal to 2.6 dB. This
value is very close to the value derived in the theoretical expression. In addition, Figure
38 shows that the noise figure increases with frequency in the high frequency range.
Hence, one can conclude that the effects of gate noise and thermal noise were well -
modeled and the equations derived in this Chapter are accurate.
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Chapter 5-'Design
5.1 Introduction
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5.2.1 Transistor Size Selection & Linearity
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5.4.1 Input Transformer
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5.5.1 Schematic
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5.1 Introduction
This chapter discusses the design steps of the digitally tunable low noise amplifier. The
next section talks about the first design issues. It includes three subsections. The first
subsection discusses the selection of the transistor. It also discusses linearity issues in the
circuit. The second subsection deals with the design of the input-output isolation. Finally,
the third subsection talks about the importance of having the source degeneration
inductor in this design. The third section in this chapter discusses the design of the
varactors. As it is shown in Figure 1 , four pairs of varactors are connected back to back at
both the input and the output to tune the operating frequency from 1.5 GHz to 2 GHz.
The fourth section talks about the transformers design. These transformers are used to
down convert the impedance at resonance to 50 Q. Finally, the last section shows the
schematic of the DTLNA and it also includes a table that summarizes the design
parameters.
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5.2 FirstDesisn Issues
5.2. 1 Transistor Size Selection & Linearity
The first design step is to calculate the width of the transistor that provides a good noise
figure while taking into account power constraints. The channel width of the input
transistor is calculated using Equation 109:
1
W
3wLC R
ox s
where Cox is the oxide capacitance, Rs is the source impedance, w is the operating
frequency and the L is the length of the transistor.
The design procedure described in this chapter does not address linearity directly.
However, it is important to emphasize that linearity is tightly coupled to the overdrive
voltage. Improvements in IIP3 (third order input intercept) come at the expense of
increased power. In this design, the power supply voltage is set to 1.25 V and the
overdrive voltage is set to 0.9 V.
5.2.2 Input-Output Isolation
As previously reported, cross coupling neutralization is used to isolate the input from the
output. To do so, the cross coupling capacitors must be exactly similar to the gate to drain
capacitance, Cgd, of transistor Mi and M2. Instead of using actual capacitors (such as
MIM), shorted drain to source transistors that act as capacitors are used to cancel the
Miller capacitance (Cgd) in this design. In Figure 39, the size of Ma and MC2is half the
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size of transistor M, and M2 in order to make the overall capacitance of MC] and MC2
equal to the gate to drain capacitance Cgd22.
w -Wm'Mel
w -Wmi'Mc2 ~
(Eqn. 109)
(Eqn. 110)
In-Phase
180
out ofPhase
Figure 39. Cross-coupling neutralization
5.2.3 SourceDefeneration Inductor
The next design step is to place an inductor at the source in order to generate a resistive
term. The input quality factor of the circuit is inversely proportional to the source
degenerative inductor (Eqn. 32). Thus, its inductance value should be kept small to
achieve a high quality factor. In this design, the source degenerative inductor was chosen
to have a value of 0.6 nH. The source degeneration inductor slightly improves linearity.
22
MC1 and MC2 act as capacitors and their size is set to halfof the size of transistor IV^ and M2 due to equal
overlap capacitance.
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Because of the series resistive parasitic of the inductor23, the signal swing applied
between the gate and the source of the transistor is reduced. Hence, the input/output
characteristic becomes more linear.
5.3 VaractorDesisn
At both the input and the output, four varactors pairs are used to tune the operating
frequency (see Figure 40). The operating frequency is equal to:
1
f =
sfIn L Cg/2 T
(Eqn. Ill)
where L is half the inductance value of the gate inductor and C is the total
g/2
6 T
capacitance at the input of transistorMj.
C
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Figure 40. Input varactors in DTLNA
23 The fourth section of this chapter talks about inductor design and its parasitics.
V4
v3
v2
v,
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The total capacitance C is equal to:
C =C +C
T in 7\var
(Eqn. 112)
where C is the total varactor capacitance and it is equal to:
C =C +C +C +C
7\var 12 3 4
(Eqn. 113)
The varactors have a capacitance range of 2.5 and they are biased such that they operate
in two modes:
S High Capacitance C
H
S Low Capacitance C
C =2.5C
H L
(Eqn. 114)
Figure 41 shows an example of a varactor impedance range and how it is used in this
design.
1
Z =
H wC
H
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Figure 41. Varactor Range
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It is also important to mention that the lowest value of the total varactor capacitance
C was chosen in this design to be equal to the input capacitance.
min
c =c
r,var in
min
(Eqn. 115)
Since the cross coupling neutralization cancels out the gate to drain capacitance, Cgd, the
input capacitance, C. , is predominantly is equal to the gate to source capacitance Cg^
C =C
in gs
(Eqn.116)
.24.To a first approximation C can be calculated from :
C = -WLC
gs 3 o
(Eqn. 117)
where C is the oxide capacitance.
ox
In order to be accurate, a test circuit was set up to measure the input capacitance. Figure
42 shows the test set-up.
AC Response (Net 1)
10 MQ
Em-
AC Ampl. = To
Figure 42. Test set-up to measure input
In Figure 42, the assumption is that 10 MQ is much higher than the input impedance of
the transistor. Then, performing an AC analysis and plotting the voltage at the net
'
This equation only valid for long channelMOSFET.
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highlighted in red (see Figure 42 Net 1) provides information about the capacitive input
impedance. Instead of simply relying on the varactor information provided in the design
kit, a test circuit was also set-up to measure the actual capacitance of the varactor.
Figure 43. Varactor Test Set-Up
The input capacitance was found to be 0.6 pF. Therefore, the lowest value of the total
varactor capacitance C is 0.6 pF and the highest value of the total varactor/ ,var ^
min
capacitance C is 1.5 pF.
7\var
max
S.var =0-6PF (Eqn. 118)
min
Cr,var =L5PF (Eqn. 119)
max
As mentioned earlier, the varactors are binary weighted. Hence, the size of the smallest
varactor can be determined from the following equation:
2C +2'C +22C +23C =0.6pF (Eqn. 120)
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15C =0.6pF
<zz>C = = 0.Q4pF
1 15
Thus,
C2 = 2C = O.OSpF
C3 =4C =0.16pF
C4 = 8C = 0.32pF
(Eqn. 121)
(Eqn. 122)
(Eqn. 123)
(Eqn. 124)
(Eqn. 125)
Table 2 shows the frequencies ofoperation with the corresponding capacitance.
Table 2. Summary ofthe operatingfrequencies
C1 C2 C3 C4
Freq.
(GHz)
0 0 0 0 2.016
0 0 0 1 1.967
0 0 1 0 1.922
0 0 1 1 1.880
0 1 0 0 1.840
0 1 0 1 1.803
0 1 1 0 1.768
0 1 1 1 1.735
0 0 0 1.704
0 0 1 1.674
0 1 0 1.646
0 1 1 1.619
1 0 0 1.594
1 0 1 1.569
1 1 0 1.546
1 1 1 1.524
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The last step in the design process is to determine the inductance value L from
Equation 1 1 1 and design the impedance transformer such that the inductance of primary
winding is twiceL . The value of the center-tapped gate inductor (primarywinding) is:
1 1
L,2 = Y = 13 5T = 528 ^ (Eqn- l26)g/2 CT{27fo)2 1.2xl0-'2-(2;rx2xl09)2 4
The design of the input transformer is discussed in details in the next section.
At the output side, the same design steps are taken to design the varactors and the output
transformer. The first step is to calculate the output capacitance using the test circuit
similar to that shown in figure 42. It turned out that the output capacitance is equal to
1 .05 pF. Then the output varactors are designed such that the lowest value of the total
varactor capacitance C is equal to 1.05 pF. Finally, the last design step is toTout,vai
min
determine the drain inductance valueL . The design of the output impedance
transformer is similar to that of the input transformer and it is discussed in detail in the
next section.
5.4 Transformers Design
5.4.1 Input Transformer
The input transformer is used to down convert the input impedance at resonance to 50 Cl.
The impedance transformation is directly proportional to the ratio of number of turns
between the primary and secondary winding. The transformer is composed of two
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coupled inductors. Equation 127 shows the relationship between the impedance
transformation and the number of turns in the ideal case25:
NP \Zin
' s
where NP is the primary number of turns, Ns is the secondary number of turns, Zin is
the input impedance, and Zs is the source impedance.
The input impedance Zin can be calculated from Equation 33. In this design, it is found
to be around 800 Q. Then, the ratio ofnumber of turns is:
Knowing the ratio of the number of turns between the two coupled coils and the
inductance value of the tapped gate inductor, the input transformer can now be designed.
The two coils in the transformer were designed separately using ASITIC [8]. The primary
tapped inductor was designed such that it has an inductance equal to 2L and the
number of turns Np is equal to 4. The secondary coil was designed such that the number
of turns is equal to 1 .
The performance of the LNA is very dependent on the
inductors'
performance. The lossy
silicon substrate poses a challenge to designing high quality inductors on-chip. The
performance of an inductor is generally expressed in terms of the quality factor Q that is
given by [8]
25 An ideal transformer has a coupling coefficient of 1
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q_2
peak magnetic energy - peak electric energy
energy loss in one oscillation cycle
(129)
The geometry of the inductor is specified by the number of turns n, the width of the turns
w, spacing between adjacent turns s and the inner diameter din or the outer diameter dout-
These parameters are varied in order to get the required inductance and Q factor.
Another important figure of merit for an on-chip inductor is its self-resonant frequency.
The silicon substrate is usually close by and also conductive, creating a parallel plate
capacitor. This capacitor resonates with the inductor and the resonant frequency, which
arises from the LC combination, defines the upper useful frequency limit of the inductor
also called self-resonant frequency [8]. The on-chip inductors are usually planar spirals
and are built on the top metal layer. The 0.25 um process supports a thick top metal layer.
The top metal layer is preferred for constructing the passives because it is comparatively
far from the substrate and hence the substrate losses can be minimized. The model in
Figure 42 for an on-chip spiral shows the various parasitics associated with it [8].
Rs
-AWv-
Cp
HI-
Cox/2 -i-
R1 < C1 CI < R1
Substrate
Figure 44. Spiral inductor model
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The parasitics associated with an on-chip spiral are defined in [8]26.
It is found that increasing the width of the spiral results in a decrease in the series
resistance, but the parasitic capacitances increase. An increase in the shunt capacitance
would in turn degrade the self-resonant frequency of the spiral. Thus, the width of the
spiral should be carefully decided. An increase in the number of turns of the spiral
increases the value of inductance. It is observed that the contribution of inner turns to the
inductance is very small. But they tend to increase the series resistance and also the
parasitic capacitance to the substrate. Hence hollow inductors favor the improvement of
self-resonant frequency. All these issues were taken into consideration when the
Transformers for this design were created. Figure 45 shows the designed input
transformer:
Primary
Coil
Secondary
Coil
Figure 45. Input Impedance Transformer
26 Appendix shows how to convert the inductor PI model to simple network composed ofan ideal inductor
and an equivalent series resistor.
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As shown in Figure 45, after designing the two coils, they are placed very close to each
other in order to increase the coupling coefficient. The coupling coefficient can be
measured using ASITIC. In this design, it was found to be 0.624. Since the coupling
coefficient is not unity, some mutual inductance, Lm, arises. The equivalent model for the
transformer is shown below:
Ll
rl
L2
r2
K = \
Lm
rrrYY\
<^^> Ll
rl
L2
r2
Figure 46. Equivalent Transformer Model
In order to cancel out the mutual inductance, a capacitor in series to the secondary coil
must be added [9]. The value of the capacitance used to resonate with Lm is 15 pF. Table
5 summarizes the designed transformer parameters.
Table 3. Simulated Input Transformer Parameters
Lg1(nH) Lg2(nH) K N1 N2 Cd(pF)
9.66 1.168 0.624 4 1 15
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5.4.2 Output Transformer
The output transformer is mainly used to down convert the output impedance into 50 Q.
Since the total output capacitance is 2.1 pF27, the inductance of the primary coil can be
calculated from:
1
LD = ^ (E(In- l 30>Cout(27if)
At the output side the output impedance Zout is a strong function of the parasitic
resistance of the primary drain inductor. The output impedance is equal to:
Zout^sQf+fy/ro *rs(C?+l) (Eqn. 131)
where rs is the series parasitic resistance of the primary coil, Q is the quality factor of
the inductor, and r0 is the transistor output resistance.
It is very important to model the inductor properly. Appendix B shows an example of
how to convert an inductor PI model into a simple ideal inductor in series with a resistor.
In this circuit, the output impedance was designed to be 250 Q. Once the output
impedance is determined, all the design steps that are mentioned in the previous section
can be applied. Figure 47 shows the designed output transformer.
27 C =C +C =1.05 + 1.05 = 2ApF
Total,out Tout 7br,var .
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Figure 47 Output Impedance Transformer
Table 4 summarizes the designed transformer parameters.
Table 4 . Simulated Input Transformer Parameters
Ld1(nH)
Ld2
(nH)
K N1 N2 Cc2(pF)
5.494 1.8 0.698 2 1 5.95
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5.5 Schematic & Design Summary Table
5.5.1 Schematic
The simulated schematic of the digitally tunable low noise amplifier is shown in
Figure 48.
Co
Bypass Cap
Source Degeneration Ind
Input Transformer
Output Transformer
Figure 48. DTLNA Schematic
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5.5.2Design Summary Table
Table 5 summarizes the design parameters of the digitally tuned low noise amplifier. The
differential architecture of the DTLNA consumes 35 mW.
Table 5. Design Summary Table
Mt 261 urn
M2 261 urn
MCi 130 um
MC2 130 urn
Lgl 9.66 nH
Lg2 1.168 nH
K1 0.624
Ld1 5.494 nH
Ld2 1.8 nH
K2 0.698
Cci 15 pF
Cc2 5.9 pF
Bypass Cap. 20 pF
Vdd 1.25 V
Vbias 0.9 V
Ls 0.593 nH
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Chapter #*Results & Layout
6.1 Results
6.2 Layout
6.1 Results
In this section, all the simulation results are presented.
Figure 49 shows the input return loss, Sll, and the forward power gain, S21 .
SParameter Response
20 j: ''''-21 dB20
CD
10
0.0
-10
':
^-
-
-20
-30
V
i
30M
freq ( Hz )
2.4G
Figure 49. Sll & S21 at 1.768 GHz, W = 0110
The input return loss is around -30 dB and the power gain is around 20 dB.
Figure 50 shows the shift in the operation frequency for applied digital words Wi=0110
andW2=0111
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Figure 50. Shift in the operating frequency
The next figure shows the input return loss and the power gain of the DTLNA at 1.524
GHz. The input return loss, SI 1 is -24 dB and the power gain is still around 20 dB.
Figure 51 S11&S21 at 1.524 GHz, W= 1111
Figure 52 shows the input return loss and the power gain of the DTLNA at 2 GHz. The
input return loss, SI 1 is around -30 dB and the power gain is 19 dB.
Figure 52. S 1 1 & S2 1 at 2 GHz, W = 0000 93
Figure 53 shows that lowest value of the noise figure has shifted with the operating
frequency. The noise figure is 2.68 dB and it stays constant throughout the whole
frequency band.
Figure 53. Noise Figure Performance at Wi= 01 10 and W2 = 0000
Figure 54 shows how much the input is isolated from the output. The input-output
isolation is greater than -30 dB.
Figure 54 S12 & S21 atW = 0110
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Figure 55 shows the third order input intercept (IIP3). As it is shown on the graph,
IIP3 is around 1 dBm.
Pe riodfc Steady State Response
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Figure 55. Third order input intercept,
Figure 56 shows the 1 dB compression point. The 1 dB compression point is -6.13 dBm
10
Periodic Steady State Response
i : trace="1st Order";compressionCurves
^ 0.0
E
CO
Z -10
-20
nput R^t^rr^d 1dB Compression 6.1^74
: jrf-
^ i
30 -20 -10 0.0
prf ( dBrn )
Figure 56. 1 dB compression point
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6.2 Layout
Layout plays a prominent role in the overall performance of any RF design, especially
low noise amplifiers that involve the design of LC networks. If the layout is not
performed carefully, the LNA will be far from working properly. The complete layout of
the DTLNA is shown in Figure 57.
Bypass Cap.
ESD Protection Circuit Source Degeneration Ind.
Input Transformer
PWR & GND Bus
Output Transformer
It is extremely important to understand the different layout issues that degrade the
performance of the LNA. One of the main problems is inductor coupling. Inductors and
transformers should be placed far from each other to eliminate the coupling. In this
layout, inductor coupling was measured using ASITIC. In addition, both transformers are
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designed using ASITIC. They are all built on the top most metal layer (metal 6) to
minimize substrate losses and improve the quality factor of the coil.
? ?
Metal 6
Metal 1
Figure 58. Inductor on Top Metal Layer
In this design, all inductors and transformers have to make connection with transistors
through a number of vias. These vias themselves add to the parasistic resistance, which
can be lowered by having a large number of via contacts. To suppress power supply
noise, a large bypass capacitor was placed between power and ground. In addition, a
layout technique was developed for the power supply and ground connection to provide
additional bypass capacitance without physically placing a capacitor. This method is
shown Figure 59. The lowest metal layer, metal 1, is reserved to ground connections,
whereas metal 2 is used for power supply connections. As shown in Figure 59, metal
layers 1, 3 and 5 are connected all together so are metal 2, 4 and 6. The purpose of
connecting ground and power supply as shown is to create a good bypass capacitance in
order to suppress the power supply noise. It is important to mention that all long
interconnects in this layout are built on the top metal layer and they are modeled using
ASITIC as well. As shown in Figure 57, the layout also includes ESD protection
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circuitry. A grounded gate ESD circuit is placed next to each signal and power pad in the
layout. Finally, it is critically important for the layout to be absolutely as symmetrical as
possible.
VIA4
Power Supply and Ground
Figure 59 Power supply and Ground connection
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Chapter 7-' Conclusion
The design of a high performance digitally tunable low noise amplifier was presented
in this paper. The DTLNA was designed using 0.25 urn IBM.CMOS process. Based on
the results of this work, the performance of the DTLNA surpasses the performance of
both narrowband low noise amplifiers as well as broadband low noise amplifiers. It is
highly selective over a broad frequency range. The operating frequencies are digitally
controllable. This feature can be a solution to several challenges related to packaging and
other RF design problems. Moreover, the digitally tunable low noise amplifier benefits
from a low noise figure over a wide frequency band. This is the main advantage of the
DTLNA over wideband low noise amplifiers that are reported in literature. Other
characteristics of the DTLNA are: low cost, low power consumption, and high linearity.
It is important to emphasize that the digitally tunable low noise amplifier is suitable to be
used in applications where broadband low noise amplifiers are used as well as
narrowband low noise amplifiers. The simplicity of the DTLNA differential architecture
can be attractive to LNA designers. However, a good design requires a good knowledge
about inductor and transformermodeling. In addition, one must have good insights about
balancing the multiple trade-offs discussed in this thesis between gain, input impedance,
noise figure and power consumption.
The designed digitally tunable low noise amplifier was sent for fabrication. Based on
the reported performance of the DTLNA, this circuit could be packaged with a standard
package. It doesn't require a very expensive low tolerance RF package because the
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DTLNA has the ability to recover a performance loss. For future work, the DTLNA could
be a good candidate for a self-calibration system. It would be interesting to integrate this
new LNA topology in an on-chip receiver system. Converting the operating frequency to
the IF frequency would still be performed by the VCO. However, a feedback mechanism
that detects power gain loss in the LNA could be designed such that it provides a digital
word to the DTLNA to correct the input impedance and then achieve maximum power
transfer for a better performance.
100
Appendix A: Noise Analysis of a Two-Port Network
In a receiver chain, the first amplifier after the antenna contributes the most to the system
noise figure. The noise figure of a system is defined as:
SJN..
Total
SJN
(A. 1)
The total noise figure is equal to the signal to noise ratio at the input divided by the
signal to noise ratio at the output. Thus, it is very important to analyze the noise of the
first amplifier stage, the LNA.
One can model the noisy circuit as a noiseless two-port circuit plus external noise
sources. Figure A. 1 shows a noisy two-port network with Vni and V2 as the two-external
voltage noise sources.
h_
+
VI
Vnl
^
Vn2 I,
Noiseless Two-
Port Network
e-
V2
Figure A.l Two - Port NoisyNetwork voltage representation
The values ofVi and V^ can be calculated from Equation A.2 and A.3
Vx=ZuIx+ZnI2+Vx
V = 7 Iy2 Zj21'i + Z22l2 + Vll2
At open circuit,
V =V
71 =72=0
And
nl 2. 71 =72=0
(A.2)
(A.3)
(A.4)
(A.5)
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The equivalent voltage noise source Vnl is equal to the input voltage Vx at very high
impedance. On the other hand, the equivalent voltage noise source Vn2 is equal to the
output voltage V2 at very high impedance.
Another representation of the two-port noisy system is shown in Figure A.2.
Vnl
VI
+
IE Inl Noiseless
Two-
Port Network
ln2 31 V2
Figure A.2 Two - Port Noisy Network current representation
Equations A.6 and A.7 represent the analytical model ofFigure A.2.
/1=711F1+F12F2+/1
I =Y V +Y V +1i2 i2Xr j -r i22r 2 ^ 12
(A.6)
(A.7)
The value of Inl and In2 can be found by shorting the input and the output terminals in
Figure A.2.
nl llri =K2=0
Ll = ll VI =V1=0
(A.8)
(A.9)
Another convenient representation of the noisy two-port network places the noise sources
at the input.
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Vn
VI ^m In Noiseless
Two-
Port Network
Figure A.3 Two - Port NoisyNetwork with Noise sources at the input
The analytical model of figure 3 is shown below:
Vl=AV2+B{-I2)+V!i
Il=CV2+D(-I2)+Ill
(A.10)
(A.11)
There is no simple way to evaluate Vn and / in Figure A.3, using the open and short
circuit method. From a practical point ofview, one can derive a relationship between the
Vn and / in Figure A.3, and Vnl and Vn2 in Figure A.l.
Using Z-parameters to represent the noisy circuit in Figure A.3:
vi=zu(il-i) + zl2i2+vn
Rewriting Equation A. 12:
Vx=ZuL+ZnI2+{Vn-ZuIn)
(A.12)
(A. 13)
And:
V2=Z2l(l1-In) + Z22l2
Rewriting Equation A. 14:
'\ ~Z2il\ +Z2212 ~^2\*n
The two-port impedance network representing Figure A.3 is shown below:
(A.14)
(A. 15)
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Figure A.4 Two-port impedancemodel representing noise sources at the input
Comparing Equations A. 15 and A. 13 with Equations A.2 and A.3, it follows that:
Vnl = (Vn-ZuI)l) (A.16)
And:
V2= ~Z2fn (A. 17)
The matrix representation ofEquations A.16 and A. 17 is:
17,, i "i -zl \K']
7-2. 0 _7 Jn _
Solving for Vn and / gives:
V. =
vnX ~Zu
Vn2 -7
1 -zu
0 -7^21
-z2y\ +vttiZ\\ _T/ /^iiw
- %1 ^7 ^2
'21
(A. 18)
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1 Vnl
0 vn2
1 -zu
0 -Z21
_ nl
(A. 19)
'21
A different method for determining V and / is to relate them to noise sources /; and In2
in Figure A.2. The relations in this case are:
V = I,a
"
-Y21
(A.20)
I,t=I,a-^)In2
l2\
In order to model the noise of a two port noisy network, consider Figure A.5.
Vn
B
L , X
CD
i
^Q' Noiseless Two-
Port Network V2
(A.21)
Figure A.5 Two - Port NoisyNetwork Model
A source connected to the noisy network is represented by a current source and
impedance Zs. It is assumed that the noise from the source is uncorrelated with the noise
of the two-port network. Thus, the noise power of this noisy two-port network is equal to
the noise power at the input of the two-port noiseless network (A) over the noise power
of the source (B). The noise power at the input of the two-port noiseless network (A) is
proportional to the mean square of the short circuit current, I sc . The noise power of the
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source alone is proportional to the mean square of the source current, I2s . Therefore, the
noise figure F is given by:
F =
j2
1 SC
Using nodal analysis, one can calculate, ISCi the short circuit current.
Figure A.5 NoiseModeling Diagram
(A.22)
/,-'-'*; =0
Thus,
ISC=-Is+y + In=In+K,Ys-Is
Themean square of the short circuit current is given by:
(A.23)
(A.24)
I2sc=(I +VnYs -Isf={In+VJsf +I\ -2Is(In+VJs) (A.25)
As mentioned earlier, the noise from the source alone and the noise from the two-port
network are uncorrelated. Thus, Equation A.25 becomes:
i2sc=(i+vjsy+Fs
Because,
2It(I+VJt) = 0
(A.26)
(A.27)
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Substituting Equation A.26 into Equation A.22:
F = /W/,,+W+^=i +(/^^
I2S I's I2S
Knowing that there is some correlation between In and Vn , the noise current source can
be rewritten as:
Li=L,c+L,,i (A.29)
Inc is the correlated noise current source and Im is the uncorrelated noise current source.
Furthermore, the relation between / and Fin terms of correlation admittance Y is:nc n
L,c = YCV (A.30)
Yc is not an admittance in the circuit . It is just defined in Equation A.30 for
simplification. Having defined the correlation admittance, Equation A.29 can be rewritten
as:
/ =YV +1 (A.31)n c n nil v '
Multiplying Equation A.31 by
V*
gives:
'7*=>77*+'m7* (A-32)
Taking themean ofEquation A.32 (A.33)
I.y\i=YV2n+IV\ (A.34)
//,=7/2, (A.35)
IV*n =0 because / and V ,,
Substituting Equation A.31 into the derived noise figure equation, Equation A.28, gives:
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Expanding equation 36:
(A.36)
F - 7_5 - 1 l 7 "" + F " (7c + 7ll-.+ 2/" F" (7c + 7- ) (A-37>
I2s
'
I2S
Since / and Vn are uncorrelated, then 2InuVn(Yc +Ys) = 0.
Equation 37 becomes:
F-7_5-ll
1 ""+V^c+YSY (A.38)
r2 t2
Is Is
Now, the different noise sources can be defined in order to achieve a useful relationship
between noise figure and different noise parameters.
Noise current produced by the source is defined as:
L\ = 4KT0GSB (A.39)
whereGs = Re[Ys ] , B is the bandwidth, and T0 is the temperature in Kelvin
The source noise voltage is also defined as:
V2n = 4KT0RB (A.40)
where Rn is the equivalent noise resistance
The uncorrelated current noise can also be defined as:
I2ll,i=4KT0GllB (A.41)
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Before substituting these noise sources equations into Equation A.38, it is important to
mention that:
Yc=Gu+jBlt and Ys=Gs+jBs
Thus, Equation A.38 becomes:
F ~ ~ 1 I
4KTG"B + 4KT0R.B 1 G + JB +G*+ JBs I (A42)
725 4KT0G,B
Then,
-2
F = ii=- = l +^ + ^L[(^+Gc)2+(5+JBi)2] (A.43)
The noise factor decreases by properly selecting Ys. From the previous equation, the
noise decreases by selecting Bs = -Bu. Thus, the noise figure when Bs = -Bu is equal to:
/V (^ *FSr__n =4=^- = l +^ + -^[(GJ+Gc)^] (A. 44)
s s
Equation A.44 shows that FBs=-bc is a strong function of Gs . Then, to find the value of Gs
where the noise figure, F, is at minimum:
<#&=-&
_
G- ~ R
dG G2S G
t + 2^(Gs+Gc)2=0 (A.45)
oG = G2C+^ (A-46>
im,n
\ #
From Equation A.46 and A.43, one can deduce that the minimum noise figure, Fmin,
occurs at the complex admittance:
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I rtPT vJ
G,
OPT '-'imin jB=iG2c+ir-JB<. (A-47)
This complex admittance is commonly called the optimum admittance and it is denoted
as: YOPT = GOPT + jBOPT
As a consequence, the minimum noise figure can be defined as:
^min r \Ys=Y0PT (A.48)
Recalling Equation A.44 and substituting Yqpt:
7 = i^ = l + -^-+ --[(G0Pr +GC)2] (A.49)
/ S ^OPT ^OPT
Yopt is an important value because it determines the minimum noise figure. This
parameter is usually specified in the specifications sheets of any commercial low noise
circuit.
For convenience, the equation representing the noise figure, Equation A.43, will be
rewritten in terms ofYopt
Equation A.46 can be rewritten as :
GOPT=\G2c+^- (A.50)
solving for Gu I G0PT in Equation A.50:
G ( n\\
= R. Gr
GOPT
'OPT r
(A.51)
Substituting Equation A.51 into Equation A.49:
2% (-< CI^.smin wOPT
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F =
mm
I2
SC
I2s
= l + R.
'2 \
(JqPT
<=> F =^^ x
min
I2
SC
I2s
= l + R. (-JqPT
'OPT J
GK2
^OPT j
+ -^[(G0PT+GC)2]
'OPT
+ -^[(G2opt+G2c+2GcGopt)]
(jopt
(A.52)
(A.53)
^Fmin=U^ = \ + 2Rn(G0Pr+Gc)
I2
(A.54)
Using Equation A.54 and rewriting the noise figure equation in terms of the minimum
noise figure:
F = Fmin -2R(GOPT+Gc) +^ + -R^[(Gs +GC)2 +(BS -B0PT)2] (A.55)
Using Equation A.50 and substituting it into Equation A.55, the noise figure equation can
be simplified to:
F = Fmin^- [(Gs - GOPT )2 + (B. - BOPT)2 ] (A.56)
Equation A.56 shows that the noise figure, F, is dependant on YOPT = GOPT + BOPT
andF^ .Therefore, the noise figure of any source admittance, Ys, can be found provided
YOPT and Fmin are known.
In order to draw noise circles Equation A.56 must be rewritten such that it looks like a
circle equation. Equation A.56 can also be expressed as:
F =F^Mys-Yopt\2] (A.57)
Gs
Most data sheets in industrial LNA applications express the specifications in terms of
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S-parameters and reflection coefficients. For convenience, Equation A.57 can be written
in terms ofFmin, TOPT the optimum reflection coefficient, and the source reflection
coefficient Ts .
First, the source admittance and the optimum admittance can be normalized assuming a
50 Q transmission line.
y, = YsZ0 = Z0 (Gs +Bs) = gs+ jbs (A-58)
y0pT = YoptZo = Z0 (GOPT + BOPT ) = gopT + jbOPT (A.59)
And the reflection coefficients are:
i-r \~y
^=I7r7^r^iT^ <A-6)
y0PT = ly^ rOPT = lfIon (A 61)1 + L OPT 1 + yopT
Rearranging Equation A.57 and substituting Equations A.60 and A.61 :
lr -r I2
F = Fnda+4r ! - OPT\ (A.62)|i+r0,r|2(i-|rs|2)
where rn=!L is the normalized equivalent noise resistance that was defined earlier in
Zq
Equation A.40.
Equation A.62 is the noise figure equation of a two-port network. In order to derive an
expression for the noise circles, we rewrite this equation as:
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F = Fmi +4r
N,
n , ,2
1 + 1 opT
(A.63)
Where AT =
r -rI1
s
l OPT |
i-|r|2
(A.64)
Rearranging Equation A.63:
N: =
*
s
* OPT | (F-Fmin)\\+rOPT
4r
(A.65)
^, +
2|rl|r0,J-|r0/)r|2=|ri|2+^.|rJ2
/v.+2r r
s
x O/T x O/T
! ;,!2=|rl2(i + Ar)
(A.66)
(A.67)
(A.68)
M + 2|r.||rnD7.|-lr.i||xOPT\ \x OPT\_ _ |p |2
(1 + AT)
(A.69)
, ,2 N-
r = ' + 2
r r r1
j r O/T I I1 OPT I
1 + AT, 1 + N, 1 + JV,
(A.70)
lr.r-2i
rjrOPT\ N. IT,opr
1 + TV,. 1 + 7V,. 1 + JVf
(A.71)
Adding the term
' OPTl
. at both sides gives:
(1 + iV,.)2
Ir llr ! r
|r |2 o
I1
J II OPT\ , I OPT
\r l2 Ir I2Af,. |t o/>r | I1 opt |
1 + 7V, (1 +
AT.)2 l + N, l + N, (l +
N,)'
(A.72)
<=>
r.OPT]
^ at. |r0J lrr
(1 + JV,)
xv/ | , r opr|
1 + tf, 1 + AA. (1 + AT.y
(A.73)
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rl-- OPT\
(l +N,)
n,(i+n,) \r0PT\\i +N,)+ \rOPT\
(l + N,)2 (l + N,)2 (l + N,)7
Finally:
T - OPT
(l + N,)
- -
[n2
+ n, (i - \rOPT 1
2
)
(1 + AT.)2L ' ' OP l
(A.74)
(A.75)
Equation A.75 represents the noise circle equation on the Fs plane.
The center of the circle is: Qpt__
(l +N,)
and the radius is: -J A'2, + N, (1
- \yoPT f )j
(A.76)
(A.77)
(1 +N,Y
An important point to mention is that the radius of the F circle gets bigger as F becomes
larger. When F = Fmin, the F circle becomes a point on YOPT .
Summary
Most important equations to keep in mind for noise analysis:
The noise figure equation can be written as:
F =F^+^ [(Gs -
GOPT)2
+ (Bs -
BOPT)2 }
F = Fmin^\Ys-YOPT\2]
F = F +4rx A min n
r -r\L
s
L OPT
i+raprfO-lr.l )
The noise circle equation is:
r - OPT
(l +N,)
i yt+N^i-^i2)]
(l +N,)21
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Appendix B: InductorModeling
This appendix shows how to convert an extracted PI model of an inductor into a simple
ideal inductor in series with a resistor. The following example shows all the necessary
steps:
1. Design the inductor by providing physical dimensions
Radius = 230 um
Metal Width = 10 pm
Metal Layer = AM (Top metal layer for the IBM 0.25 um CMOS process)
Spacing = 5 um
Sides = 8
Turns = 4.5
2. Equivalent PI Model
ASITIC ID
10.48 nH 0.76 Q
144.3 fF.
197.3 Q.
144.7 fF
196.6 Q
X
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The next step is to calculate the reactance of the components. At 2 GHz, the
corresponding PI model is shown below:
551.5ft:
197.3 Q:
131ft
-7YYYYV
0.76 ft
-mt-
549.94 ft
196.6 ft
X
Next, convert the shunt network into an equivalent parallel resistance:
551.5 kftJ
197.3 ft
Q
197.3
o 1.74 kft
= 55L5-2.79 Rp=197.3(2.S2+l)=1.14kQ
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549.94 ft J
196.6 ft
1.99 kft
549 94
2 = ^^^ = 3.02
196.6
#P=196.6(3.022+1)=1.99&2
The equivalent PI model then becomes:
131 Q
0.76 ft
-, n WWW*
-m-
3.73 kft
3730
Q =Lf^ = 28.47
131
Now, this circuit can be converted into a simple inductor in series with a resistor as
shown below:
131 ft
_TYYYY\_
0.76 ft 4.59Q
HW WW^- o
10.48 nH
_/TYYY\_
5.35 ft
-vwv^-
7&
3730
28.472
+1
4.59 ft
117
Summary
131
The quality factor of this inductor is: Q = = 24.48
5.35
10.48 nH 0.76 ft
nm WW^
144.3 fF_L
197.3 ft
144.7 fF [
196.6 ft
>
10.48 nH 5.35 ft
X
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